Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2008-06-03
2008-06-03
Zweizig, Jeffrey S (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
07382178
ABSTRACT:
Example systems and methods for a charge pump are disclosed. A charge pump may comprise a pump capacitor configured to charge when electrically coupled to a sleep signal and discharge when electrically coupled to an output, a means for receiving an alternating signal which electrically couples a VDDsignal or an output to the pump capacitor based on a state of the alternating signal, a means for receiving a complement of the alternating signal which electrically couples the sleep signal with the pump capacitor based on a state of the complement of the alternating signal, and a means to electrically couple the alternating signal and the complement of the alternating signal to a node based on the state of the alternating signal and the state of the complement of the alternating signal.
REFERENCES:
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5274601 (1993-12-01), Kawahara et al.
patent: 5362990 (1994-11-01), Alvarez et al.
patent: 5473283 (1995-12-01), Luich
patent: 5486774 (1996-01-01), Douseki et al.
patent: 5508660 (1996-04-01), Gersbach et al.
patent: 5973552 (1999-10-01), Allan
patent: 6046627 (2000-04-01), Itoh et al.
patent: 6124755 (2000-09-01), Parker et al.
patent: 6160432 (2000-12-01), Rhee et al.
patent: 6278332 (2001-08-01), Nelson et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6329874 (2001-12-01), Ye et al.
patent: 6512404 (2003-01-01), Ruegg et al.
patent: 6535051 (2003-03-01), Kim
patent: 6603340 (2003-08-01), Tachimori
patent: 6617936 (2003-09-01), Dally et al.
patent: 6631502 (2003-10-01), Buffet et al.
patent: 6636098 (2003-10-01), Kizer
patent: 6664829 (2003-12-01), Hughes
patent: 6667641 (2003-12-01), Wang et al.
patent: 6710665 (2004-03-01), Maneatis
patent: 6741110 (2004-05-01), Roisen
patent: 6744292 (2004-06-01), Chen et al.
patent: 6771114 (2004-08-01), Watarai
patent: 6838901 (2005-01-01), Sakata et al.
patent: 6853253 (2005-02-01), Desortiaux
patent: 6861916 (2005-03-01), Dally et al.
patent: 6924992 (2005-08-01), Gaudin et al.
patent: 6954511 (2005-10-01), Tachimori
patent: 7084697 (2006-08-01), Kawagoshi
patent: 7092689 (2006-08-01), Boecker et al.
patent: 7176733 (2007-02-01), Haerte
patent: 2002/0041196 (2002-04-01), Demone et al.
patent: 2002/0149429 (2002-10-01), Sander
patent: 2004/0057546 (2004-03-01), Badets et al.
patent: 2004/0066220 (2004-04-01), Chen
patent: 2004/0085106 (2004-05-01), Jeong
patent: 2005/0068076 (2005-03-01), Iroaga
patent: 2005/0195003 (2005-09-01), Soe
patent: 2006/0017476 (2006-01-01), Jung et al.
patent: 2006/0022727 (2006-02-01), Kim
patent: 2007/0018701 (2007-01-01), Abbasi et al.
patent: 2007/0090882 (2007-04-01), Guenais
US 6,642,753, 11/2003, Choi (withdrawn)
Mutoh S., et al., “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS,” IEEE Journal of Solid-State Circuits, vol. 30, No. 8, Aug. 1995, pp. 847-854.
Kawaguchi H., et al., “A Super Cut-Off CMOS (SCCMOS Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current,” IEEE Journal of Solid-State Circuits, vol. 35, No. 10, Oct. 2000, pp. 1498-1501.
Inukai T., et al., “Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration,” Custom Integrated Circuits Conference, 2000.CICC.Proceedings of the IEEE 2000, pp. 409-412.
Kawaguchi H., et al., “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current,” Solid-State Circuits Conference 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International, Feb. 5-7, 1998, pp. 192-193.
Horiguchi M., et al., “Switched-Source-Impedance CMOS Circuit For Low Standby Subthreshold Current Giga-Scale LSI's,” IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1131-1135.
Nose., et al., “VTH-Hopping Scheme to Reduce Subthreshold Leakage for Low-Power Processors,” IEEE Journal of Solid-State Circuits, vol. 37, No. 3, Mar. 2002, pp. 413-415.
Halter J. and F. Najm, “A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits,” IEEE Customs Integrated Circuits Conference, 1997, pp. 475-478.
Zhang Z. and Z. Guo, “Active Leakage Control with Sleep Transistors and Body Bias,” www.eecs.berkeley.edu/˜zyzhang/ee241/final.pdf.
Kao J. and A. Chadrakasan, “Dual-Threshold Voltage Techniques for Low-Power Digital Circuits,” IEEE Journal of Solid-state Circuits, vol. 35, No. 7, Jul. 2000, pp. 1009-1018.
Lackey D., et al., “Managing Power and Performance for System-on-Chip Designs using Voltage Islands,” Computer Aided Design, 2002. ICCAD 2002.IEEE/ACM International Conference on Nov. 10-14, 2002, pp. 195-202.
Das K. and R. Brown, “Ultral Low-Leakage Power Strategies for Sub-1 V VLSI: Novel Circuit Styles and Design Methodologies for Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology,” 16th International Conference on VLSI Design, 2002, pp. 291-296.
Calhoun B., “A Leakage Reduction Metholodology for Dtistributed MTCMOS,” IEEE Journal of Solid-state Circuits, vol. 39, No. 5, May 2004, pp. 818-826.
Duque-Carrillo, J.F. et al., “1-V Rail-to-Rail Operational Amplifiers in Standard CMOS Technology,” Jan. 2000, IEEE Journal of Solid-State Circuits vol. 35(1).
Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” Nov. 1996, IEEE Journal of Solid-State Circuits, vol. 31(11).
Kim, C.H. et al., “A 64-Mbit, 640-Mbyte/s Bidirectional Data Strobed, Double-Data-Rate SDRAM with a 40-mW DLL for a 256-Mbyte Memory System,” Nov. 1998, IEEE Journal of Solid-State Circuits, vol. 33(11).
Moon, Y. et al., “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,” Mar. 2000, IEEE Journal of Solid-State Circuits, vol. 35(3).
Larsson, P., “A 2-1600MHz 1.2-2.5V CMOS Clock-Recovery PLL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction,” 1999, IEEE Journal of Solid-State Circuits Conference.
Samavati, et al., A Fully-Integrated 5 GHz CMOS Wireless-LAN Receiver, IEEE International Solid-State Circuits Conference, 2001.
Caplan Randy J.
Schwake Steven J.
Carr & Ferrell LLP
MOSAID Technologies Corporation
Zweizig Jeffrey S
LandOfFree
Systems and methods for minimizing static leakage of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for minimizing static leakage of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for minimizing static leakage of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2814193