Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2011-07-19
2011-07-19
Zweizig, Jeffrey S (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S534000
Reexamination Certificate
active
07982532
ABSTRACT:
A leakage manager system for adequately minimizing static leakage of an integrated circuit is disclosed. The leakage manager system includes a generator configured to generate a control signal to be applied to a sleep transistor. A monitor is configured to determine whether to adjust the control signal to adequately minimize the static leakage. In some embodiments, the monitor includes an emulated sleep transistor. A regulator is configured to adjust the control signal depending on the determination.
REFERENCES:
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5274601 (1993-12-01), Kawahara et al.
patent: 5362990 (1994-11-01), Alvarez et al.
patent: 5387882 (1995-02-01), Schoofs
patent: 5473283 (1995-12-01), Luich
patent: 5486774 (1996-01-01), Douseki et al.
patent: 5508660 (1996-04-01), Gersbach et al.
patent: 5781062 (1998-07-01), Mashiko et al.
patent: 5973552 (1999-10-01), Allan
patent: 6021056 (2000-02-01), Forbes et al.
patent: 6031778 (2000-02-01), Makino et al.
patent: 6034563 (2000-03-01), Mashiko
patent: 6046627 (2000-04-01), Itoh et al.
patent: 6124755 (2000-09-01), Parker et al.
patent: 6160432 (2000-12-01), Rhee et al.
patent: 6198342 (2001-03-01), Kawai
patent: 6278332 (2001-08-01), Nelson et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6329874 (2001-12-01), Ye et al.
patent: 6512404 (2003-01-01), Ruegg et al.
patent: 6535051 (2003-03-01), Kim
patent: 6603340 (2003-08-01), Techimori
patent: 6617936 (2003-09-01), Dally et al.
patent: 6631502 (2003-10-01), Buffet et al.
patent: 6636098 (2003-10-01), Kizer
patent: 6654296 (2003-11-01), Jang et al.
patent: 6664829 (2003-12-01), Hughes
patent: 6667641 (2003-12-01), Wang et al.
patent: 6710665 (2004-03-01), Maneatis
patent: 6741110 (2004-05-01), Roisen
patent: 6744292 (2004-06-01), Chen et al.
patent: 6759873 (2004-07-01), Kang et al.
patent: 6771114 (2004-08-01), Watarai
patent: 6781439 (2004-08-01), Tanzawa et al.
patent: 6838901 (2005-01-01), Sakata et al.
patent: 6853253 (2005-02-01), Desortiaux
patent: 6861916 (2005-03-01), Dally et al.
patent: 6924992 (2005-08-01), Gaudin et al.
patent: 6954511 (2005-10-01), Tachimori
patent: 7051306 (2006-05-01), Hoberman et al.
patent: 7053692 (2006-05-01), Parris et al.
patent: 7084697 (2006-08-01), Kawagoshi
patent: 7092689 (2006-08-01), Boecker et al.
patent: 7176733 (2007-02-01), Haerle
patent: 2002/0041196 (2002-04-01), Demone et al.
patent: 2002/0149429 (2002-10-01), Sander
patent: 2003/0025130 (2003-02-01), Takahashi et al.
patent: 2003/0038653 (2003-02-01), Ooishi et al.
patent: 2004/0057546 (2004-03-01), Badets et al.
patent: 2004/0066220 (2004-04-01), Chen
patent: 2004/0085106 (2004-05-01), Jeong
patent: 2005/0068076 (2005-03-01), Iroaga
patent: 2005/0195003 (2005-09-01), Soe
patent: 2006/0017476 (2006-01-01), Jung et al.
patent: 2006/0022727 (2006-02-01), Kim
patent: 2007/0018701 (2007-01-01), Abbasi et al.
patent: 2007/0090882 (2007-04-01), Guenais
patent: 0 405 523 (1991-01-01), None
patent: 0 484 059 (1992-05-01), None
patent: 0 755 120 (1997-01-01), None
patent: 1 292 032 (2003-03-01), None
patent: WO 01/24364 (2001-04-01), None
US 6,642,753, Nov. 4, 2003, Choi (withdrawn).
Mutoh, S., et al., “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS,” IEEE J. of Solid-State Circuits 30(8):847-854, Aug. 1995).
Kawaguchi, H., et al., “A Super Cut-Off CMOS (SCCMOS)Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current,” IEEE J. of Solid-State Circuits, 35(10):1498-1501 (Oct. 2000).
Inukai, T., et al., “Boosted Gate MOS (BGMOS):Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration,” Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000, pp. 409-412.
Kawaguchi, H., et al., “A CMOS Scheme for 0.5-V Supply Voltage with Pico-Ampere Stand-By Current,” Solid-State Circuits Conference 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International, 5-7, pp. 192-193 (Feb. 1998).
Horiguchi, M., et al., Swtiched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSI's, IEEE J. of Solid-State Circuits, 28(11):1131-1135, (Nov. 1993).
Nose, K., et al., “VTH-Hopping Scheme to Reduce Subthreshold Leakage for Low-Power Processors,” IEEE J. of Solid-State Circuits, 37(3):413-415 (Mar. 2002).
Halter, J. and Najm, F., A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits, IEEE Customs Integrated Circuits Conference, pp. 475-478 (1997).
Kao, J. and Chandrakasan, A., Dual-Threshold Voltage Techniques for Low-Power Digital Circuits,: IEEE J. of Solid-State Circuits, 35(7):1009-1018, (Jul. 2000).
Lackey, D., et al., “Managing Power and Performance for System-on-Chip Designs using Voltage Islands,” Computer Aided Design, 2002 pp. 195-202. ICCAD 2002, IEEE/ACM International Conference (Nov. 10-14, 2002).
Das, K. and Brown, R., Ultra Low-Leakage Power Strategies for Sub1 V VLSI: Novel Circuit Styles and Design Methodologies for Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology, 16th International Conference on VLSI Design, pp. 291-296 (2003).
Calhoun, B., “A Leakage Reduction Methodology for Distributed MTCMOS,” IEEE J. of Solid-State Circuits 39(5):818-826 (May 2004).
Duque-Carrillo, J.F., et al., “1-V Rail-to-Rail Operational Amplifiers in Standard CMOS Technology,” IEEE J. of Solid-State Circuits, 35(1):33-44, (Jan. 2000).
Kim, C.H., et al., “A 64-Mbit, 640-Mbyte/s bidirectional Data Strobed, Double-Data-Rate SDRAM with a 40-mW DLL for a 256-Mbyte Memory System,” IEEE J. of Solid-State Circuits, 33(11):1703-1710, (Nov. 1998).
Larsson, P., A 2-1600MHz 1.2-2.5V CMOS Clock-Recovery PL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction, IEEE J. of Solid-State Circuits Conference 1999.
Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEEE J. of Solid-State Circuits, 31(11):1723-1732, (Nov. 1996).
Moon, Y., et al., “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,” IEEE J. of Solid-State Circuits, 35(3):377-384, (Mar. 2000).
Samavati, et al., A Fully-Integrated 5 GHz CMOS Wireless-Lan Receiver, IEEE International Solid-State Circuits Conference 2001.
International Search Report of Application No. PCT/US05/23839, mailed on Nov. 22, 2006.
Supplementary European Search Report for European Patent Application No. EP 05 78 0186, completed on Jun. 18, 2009 and mailed on Jun. 24, 2009.
Caplan Randy J.
Schwake Steven J.
Hamilton Brook Smith & Reynolds P.C.
Mosaid Technologies Incorporated
Zweizig Jeffrey S
LandOfFree
Systems and methods for minimizing static leakage of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for minimizing static leakage of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for minimizing static leakage of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2653125