Systems and methods for memory control

Details Systems and methods for memory control Systems and methods for memory control

1995-06-07

1999-06-22

Shoop, Jr., William M.

Electrical transmission or interconnection systems

Switching systems

Condition responsive

H01H 3500

Patent

active

059145439

ABSTRACT:
A memory controller for supplying backup battery power when a main power supply voltage drops together with programmable plus power fail write protection. The controller includes supravoltage induced sleep mode operation, MOS switching between backup batteries during backup operation based on battery voltage levels and discharge circuitry for battery disposal.

REFERENCES:
patent: 4316248 (1982-02-01), Retter
patent: 4485456 (1984-11-01), Toyoda
patent: 4645943 (1987-02-01), Smith, Jr. et al.
patent: 4730121 (1988-03-01), Lee et al.
patent: 4845419 (1989-07-01), Hacker
patent: 5065091 (1991-11-01), Tobita
patent: 5280230 (1994-01-01), Mahoney
patent: 5488283 (1996-01-01), Dougherty et al.
Dallas Semiconductor Product Data Book, pp. 62-69, 1985-86.
Dallas Semiconductor Product Data Book, pp. 182-192, 1987.

Affiliated with

Also associated with

Rating

Systems and methods for memory control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for memory control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for memory control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1709868