Systems and methods for logic verification

Details Systems and methods for logic verification Systems and methods for logic verification

2011-04-26

2011-04-26

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

C716S103000, C703S015000

Reexamination Certificate

active

07934179

ABSTRACT:
Methods and systems for simulating logic may translate logic design into executable code for a multi-processor based parallel logic simulation device. A system may implement one or more parallel execution methods, which may include IPMD, MPMD, and/or DDMT.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4697241 (1987-09-01), Lavi et al.
patent: 4914612 (1990-04-01), Beece et al.
patent: 7260794 (2007-08-01), Butts
patent: 7421566 (2008-09-01), Gschwind et al.
patent: 2004/0010401 (2004-01-01), Davis et al.
patent: 2007/0101318 (2007-05-01), Tatsuoka et al.

Affiliated with

Also associated with

Rating

Systems and methods for logic verification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for logic verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for logic verification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2729205