Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-02-15
2008-08-19
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S020000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07415403
ABSTRACT:
A method for simulating analog behavior of a circuit in a simulation system includes representing the circuit as a hierarchically arranged set of branches, which includes a root branch and a plurality of other branches logically organized in a graph. The hierarchically arranged set of branches includes a first branch that has one or more subcircuits and a second branch that also has one or more subcircuits. The first branch and second branch are interconnected in the graph through a third branch at a higher hierarchical level in the graph than the first and second branches. The method further includes determining whether the one or more subcircuits having states substantially equivalent to one another, selecting an appointed leader for representing behaviors of the one or more subcircuits having states substantially equivalent to one another, where the appointed leader conforms to a set of predefined criteria and the remaining one or more subcircuits having states substantially equivalent to one another are deemed as followers, simulating analog behavior of the appointed leader, and replicating simulation results of the appointed leader to the followers.
REFERENCES:
patent: 6134513 (2000-10-01), Gopal
patent: 6148433 (2000-11-01), Chowdhary et al.
patent: 6381563 (2002-04-01), O'Riordan et al.
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 7143021 (2006-11-01), McGaughy et al.
patent: 2003/0163297 (2003-08-01), Khaira et al.
patent: 2005/0149311 (2005-07-01), McGaughy
patent: 2005/0149312 (2005-07-01), McGaughy
Beatly, D. et al. (1988). “Fast Incremental Circuit Analysis Using Extracted Hierarchy,”25thACM/IEEE Design Automation Conference,Paper 33.1, pp. 495-500.
Jiang, X. et al. (1999). “Optimal quadratio-time Isomorphism of ordered graphs,”Pattern Recognition,32:1273-1283.
Kevenaar, T. et al. (1991). “A Flexible Hierarchical Piecewise Linear Simulator,”Integration, the VLSI Journal,12:211-235.
Pillage, L. et al. (1995).Electronic Circuit and System Simulation Methods.McGraw-Hill. (Table of Contents only).
Saleh, R. et al. (1994).Mixed-Mode Simulation and Analog Multilevel Simulation.Kluwer Academic Publishers. (Table of Contents only).
Saviz, P. et al. (Jun. 1993). “Circuit Simulation by Hierarchical Waveform Relaxation,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,12(6):845-860.
Saviz, P. et al. (1988). “Pyramid—A Hierarchical Waveform Relaxation-Based Circuit Simulation Program,”IEEE,pp. 442-445.
Pillage, L.T. et al. (1995). “Linear dc Nodal Analysis,” Chapter 2In Electronic Circuit and System Simulation Methods.McGraw-Hill, Inc.: New York, NY, pp. 27-45.
Pillage, L.T. et al. (1995). “Simulation of Nonlinear Circuits,” Chapter 10In Electronic Circuit and System Simulation Methods.McGraw-Hill, Inc.: New York, NY, pp. 285-314.
Saleh, R.A. et al. (1990). “Electrical Simulation Techniques,” Chapter 2In Mixed-Mode Simulation.Kluwer Academic Publishers: Norwell, MA, pp. 19-44.
Cadence Design Systems Inc.
Chan Thomas
Phan Thai
Wheelock Chan LLP
LandOfFree
Systems and methods for efficiently simulating analog... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for efficiently simulating analog..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for efficiently simulating analog... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4002687