Systems and methods for downloading algorithmic elements to...

Computer graphics processing and selective visual display system – Computer graphic processing system – Graphic command processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07978197

ABSTRACT:
Systems and methods for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques are provided. For an improved graphics pipeline, the invention provides a class of co-processing device, such as a graphics processor unit (GPU), providing improved capabilities for an abstract or virtual machine for performing graphics calculations and rendering. The invention allows for runtime-predicated flow control of programs downloaded to coprocessors, enables coprocessors to include indexable arrays of on-chip storage elements that are readable and writable during execution of programs, provides native support for textures and texture maps and corresponding operations in a vertex shader, provides frequency division of vertex streams input to a vertex shader with optional support for a stream modulo value, provides a register storage element on a pixel shader and associated interfaces for storage associated with representing the “face” of a pixel, provides vertex shaders and pixel shaders with more on-chip register storage and the ability to receive larger programs than any existing vertex or pixel shaders and provides 32 bit float number support in both vertex and pixel shaders.

REFERENCES:
patent: 5793374 (1998-08-01), Guenter et al.
patent: 6476807 (2002-11-01), Duluk, Jr. et al.
patent: 6624818 (2003-09-01), Mantor et al.
patent: 6765584 (2004-07-01), Wloka et al.
patent: 6771264 (2004-08-01), Duluk et al.
patent: 6819325 (2004-11-01), Boyd et al.
patent: 6825843 (2004-11-01), Allen et al.
patent: 6828980 (2004-12-01), Moreton et al.
patent: 6891548 (2005-05-01), Alcorn et al.
patent: 6947047 (2005-09-01), Moy et al.
patent: 7002591 (2006-02-01), Leather et al.
patent: 7006101 (2006-02-01), Brown et al.
patent: 7009615 (2006-03-01), Kilgard et al.
patent: 7038685 (2006-05-01), Lindholm
patent: 7145565 (2006-12-01), Everitt et al.
patent: 7151453 (2006-12-01), Ebert
patent: 7508448 (2009-03-01), Lew et al.
patent: 7643032 (2010-01-01), Wetzel et al.
patent: 2002/0130863 (2002-09-01), Baldwin
patent: 2004/0012600 (2004-01-01), Deering et al.
patent: 2004/0066385 (2004-04-01), Kilgard et al.
patent: 2004/0104917 (2004-06-01), Platt et al.
patent: 2005/0043619 (2005-02-01), Sumanaweera et al.
patent: 2005/0122330 (2005-06-01), Boyd et al.
patent: 2005/0122331 (2005-06-01), Boyd et al.
patent: 2005/0122334 (2005-06-01), Boyd et al.
patent: 2008/0198169 (2008-08-01), Boyd et al.
Engel, Wolfgang F., ShaderX2: Introductions & Tutorials with DirectX 9, Aug. 2003, Wordware Publishing Inc., pp. 76-78.
Randy Fernando, Mark Harris, Matthias Wloka and Cyril Zeller; Programming Graphics Hardware; 2004; NVIDIA Corporation; The Eurographics Association 2004; Eurographics 2004; pp. 1-17. http://http.download.nvidia.com/developer/presentations/2004/Eurographics/EG—04—TutorialNotes.pdf.
High Level Shader Language description from Wikipedia.com, Jul. 28, 2009, pp. 1-3.
Pixel shader description from Wikipedia.com, Jul. 28, 2009, pp. 1-4.
DirectX description from Wikipedia.com, Jul. 28, 2009, pp. 1-11.
Equipe; Tom's Hardware; NV3x precision graphics: the main concepts of the next generation of 3D; Aug. 7, 2002; Siggraph 2002 Show report: Nvidia and the world an enemy, http://www.tomshardware.com/cn/53,review-53-5.html; pp. 1-8.
Video Cards Exposed; Jan. 2003; CPU computerpoweruser; vol. 3 Issue 1, pp. 48-62 in print issue; http://www.computerpoweruser.com/editorial/article.asp?article=articles%2Farchive%2Fc0301%2F35c01%2F35c01.asp.
Martin Ecker; Programmable Graphics Pipeline Architectures; Mar. 24, 2003, XEngine; http://www.ece.lsu.edu/koppel/gp/refs/Programmable%20Graphics%20Pipeline%20Architectures.pdf ; pp. 1-30.
João Luiz Dihl Comba, Carlos A. Dietrich, Christian A. Pagot, Carlos E. Scheidegger; Computation on GPUs: From a Programmable Pipeline to an Efficient Stream Processor; Aug. 2003, Revista de Informática Teórica e Aplicada, RITA, vol. X, Número 1, 2003; pp. 41-70.
List of publications in Revista de Informática Teórica e Aplicada, RITA; Feb. 22, 2010; http://www.inf.ufrgs.br/˜revista/Numpub.html; pp. 1-18.
List of computer science publications at University of Utah; Feb. 22, 2010; http://www.sci.utah.edu/˜cscheid/pubs/, p. 1.
Smartshader Technology White Paper, ATI Technologies, Inc., 2001, 14 pages.
Gerard Schrocker, Register Combiners, Mar. 21, 2002, 1 page.
In the United States Patent and Trademark Office, Non-Final Office Action dated Aug. 21, 2008, filed Nov. 12, 2004, 30 pages.
In the United States Patent and Trademark Office, Final Office Action in re:. U.S. Appl. No. 10/987,120, filed Nov. 12, 2004, Dated Dec. 8, 2008, 17 pages.
In the United States Patent and Trademark Office, Non-Final Office Action in re:. U.S. Appl. No. 10/987,120, filed Nov. 12, 2004, Dated Apr. 16, 2008, 16 pages.
In the United States Patent and Trademark Office, Non-Final Office Action in re:. U.S. Appl. No. 10/987,686, filed Nov. 12, 2004, Dated Aug. 21, 2008, 30 pages.
In the United States Patent and Trademark Office, Non-Final Office Action in re:. U.S. Appl. No. 10/986,586, filed Nov. 12, 2004, Dated Jul. 10, 2007, 18 pages.
In the United States Patent and Trademark Office, Final Office Action in re:. U.S. Appl. No. 10/986,586, filed Nov. 12, 2004, Dated Dec. 28, 2007, 24 pages.
U.S. Appl. No. 10/986,586: Final Rejection, Dec. 28, 2007, 24 pages.
U.S. Appl. No. 10/986,586: Final Rejection, Jul. 27, 2009, 23 pages.
U.S. Appl. No. 10/987,120: Final Rejection, May 12, 2010, 22 pages.
U.S. Appl. No. 10/987,120: Non-Final Rejection, Sep. 1, 2009, 23 pages.
U.S. Appl. No. 10/987,686: Final Rejection, Jun. 8, 2009, 29 pages.
U.S. Appl. No. 10/987,686: Non-Final Rejection, May 27, 2010, 7 pages.
U.S. Appl. No. 12/112,676: Non-Final Rejection, Feb. 4, 2010, 8 pages.
U.S. Appl. No. 12/112,676: Non-Final Rejection, Jul. 19, 2010, 10 pages.
U.S. Appl. No. 10/986,586; Non-Final Office Action dated Oct. 28, 2010, 17 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Systems and methods for downloading algorithmic elements to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for downloading algorithmic elements to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for downloading algorithmic elements to... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2732133

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.