Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2007-09-18
2007-09-18
Le, Dung A. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S758000, C257S778000, C257S786000, C438S618000, C438S612000, C438S667000
Reexamination Certificate
active
11530550
ABSTRACT:
Various systems and methods for implementing multi-mode semiconductor devices are discussed herein. For example, a multi-mode semiconductor device is disclosed that includes a device package with a number of package pins. In addition, the device includes a semiconductor die with at least two IO buffers. One of the IO buffers is located a distance from a particular package pin and another of the IO buffers is located a greater distance from the particular package pin. The IO buffer located closest to the package pin includes first bond pad electrically coupled to a circuit implementing a first interface type and a first floating bond pad, and the other IO buffer includes a second bond pad electrically coupled to a circuit implementing a second interface type and a second floating bond pad. In some cases, the first floating bond pad is electrically coupled to the circuit implementing the second interface type via a metal layer wire, and the first floating bond pad is electrically coupled to the particular package pin.
REFERENCES:
patent: 5751065 (1998-05-01), Chittipeddi
patent: 5888837 (1999-03-01), Fillion et al.
patent: 5900674 (1999-05-01), Wojnarowski
patent: 5920731 (1999-07-01), Pletl
patent: 5938452 (1999-08-01), Wojnarowski
patent: 6071829 (2000-06-01), Starck
patent: 6087851 (2000-07-01), Kim
patent: 6465884 (2002-10-01), Fischer
patent: 6507113 (2003-01-01), Fillion
patent: 6563340 (2003-05-01), Jones
patent: 6650015 (2003-11-01), Chen et al.
patent: 6833286 (2004-12-01), Fischer
patent: 7064915 (2006-06-01), Spaur
patent: 2003/0146508 (2003-08-01), Chen et al.
patent: 2005/0042786 (2005-02-01), Black
patent: 2006/0081967 (2006-04-01), Ha
Ghaffarian, Reza, “Joint Integrity of Chip-Scale Packages Under Thermal Isolation”, Jul. 1998 (printed from web Aug. 17, 2006), pp. 1-10, published http://www.chipscalereview.com.
Barnes Paul F.
Hawk, Jr. Donald E.
Madhani Parag N.
Prabakaran Kandaswamy
Agere Systems Inc.
Hamilton DeSanctis & Cha, LLP
Le Dung A.
LandOfFree
Systems and methods for distributing I/O in a semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for distributing I/O in a semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for distributing I/O in a semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3730158