Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2011-08-02
2011-08-02
Hollington, Jermele M (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
Reexamination Certificate
active
07990163
ABSTRACT:
Apparatus and methods provide built-in testing enhancements in integrated circuits. These testing enhancements permit, for example, continuity testing to pads and/or leakage current testing for more than one pad. The disclosed techniques may permit more thorough testing of integrated circuits at the die level, thereby reducing the number of defective devices that are further processed, saving both time and money. In one embodiment, a test signal is routed in real time through a built-in path that includes an input buffer for a pad under test. This permits testing of continuity between the pad and the input buffer. An output buffer can also be tested as applicable. In another embodiment, two or more pads of a die are electronically coupled together such that leakage current testing applied by a probe connected to one pad can be used to test another pad.
REFERENCES:
patent: 5457381 (1995-10-01), Farwell
patent: 5523697 (1996-06-01), Farnworth et al.
patent: 5592736 (1997-01-01), Akram et al.
patent: 5670890 (1997-09-01), Colwell et al.
patent: 5969538 (1999-10-01), Whetsel
patent: 6124721 (2000-09-01), Farnworth et al.
patent: 6199182 (2001-03-01), Whetsel
patent: 6380555 (2002-04-01), Hembree et al.
patent: 6392426 (2002-05-01), Farnworth et al.
patent: 6414506 (2002-07-01), Akram et al.
patent: 6614249 (2003-09-01), Farnworth et al.
patent: 6657450 (2003-12-01), Farnworth et al.
patent: 6693447 (2004-02-01), Savignac et al.
patent: 6701470 (2004-03-01), Mallarkey et al.
patent: 6995581 (2006-02-01), Barr et al.
patent: 7612574 (2009-11-01), Fujiwara et al.
patent: 2008/0180116 (2008-07-01), Fujiwara et al.
Fujiwara Yoshinori
Nomura Masayoshi
Hollington Jermele M
Knobbe Martens Olson & Bear LLP
Micro)n Technology, Inc.
LandOfFree
Systems and methods for defect testing of externally... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for defect testing of externally..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for defect testing of externally... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679101