Systems and methods for analog to digital conversion

Details Systems and methods for analog to digital conversion Systems and methods for analog to digital conversion

2008-02-01

2009-12-01

Jeanglaude, Jean B (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

Reexamination Certificate

active

07626531

ABSTRACT:
Various different approaches are provided for conversion of analog signals to digital signals. For example, various partially clocked, multi-step analog to digital converters are discussed. Such analog to digital converters include a clocked fine conversion stage, a clocked coarse conversion stage, and a clock circuit. The fine conversion stage includes a first group of comparators clocked by a first clock and a second group of comparators clocked by a second clock. The first group of comparators is operable to compare an input voltage with a first fine reference voltage range, and the second group of comparators is operable to compare the input voltage with a second fine reference voltage range. The coarse conversion stage includes a group of clocked comparators that are operable to compare the input voltage with a coarse reference voltage range. The clock circuit selectably asserts one of the first clock and the second clock based at least in part on an output of the second conversion stage.

REFERENCES:
patent: 4918450 (1990-04-01), Sugiyama
patent: 5173698 (1992-12-01), Gulczynski
patent: 5225837 (1993-07-01), Hosatani et al.
patent: 5809060 (1998-09-01), Cafarella et al.
patent: 5874911 (1999-02-01), Kodama
patent: 6181269 (2001-01-01), Nishiuchi et al.
patent: 6232908 (2001-05-01), Nakaigawa
patent: 6369743 (2002-04-01), Ono
patent: 6404374 (2002-06-01), Yu
patent: 6653966 (2003-11-01), van der Goes et al.
patent: 7190298 (2007-03-01), Mulder
patent: 7209068 (2007-04-01), Chen et al.
patent: 7233277 (2007-06-01), Roh
patent: 7482844 (2009-01-01), Brady
patent: 2007/0183006 (2007-08-01), Lee
Brandt et al., “A 75-mW, 10-b, 10 MSPS CMOS Subranging ADC with 9.5 Effective Bits at Nyquist”, IEEE J. Solid State Circuits, vol. 34, No. 12, pp. 1788-1795, Dec. 1999.
Daito et al., “A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration,” IEEE J. Solid-State Circuits, vol. 41, No. 11, pp. 2417-2423, Nov. 2006.
Gupta et al., “A 1GS/s 11b Time Interleaved ADC in 0.13um CMOS”, ISSCC Dig. Tech. Papers, pp. 576-577, Feb. 2006.
Kim et al., “A 10-b, 10MS/s CMOS A/D Converter”, IEEE J. Solid State Circuits, vol. 32, No. 3, pp. 302-311, Mar. 1997.
Mehr et al., “A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC,” IEEE J. Solid-State Circuits, vol. 35, No. 3, pp. 302-311, Mar. 2000.
Nagaraj et al., “A 250 mW 8-b, 52 Msamples/s Parallel-pipelined A/D Converter with Reduced Number of Amplifiers”, IEEE J. Solid State Circuits, vol. 32,pp. 312-320, Mar. 1997.
Singer et al., “A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter,” in symp. VLSI Circuits Dig. Tech. Papers, Jun. 1996, pp. 38-39.
U.S. Appl. No. 12/024,893, filed Feb. 1, 2008, Bailey et al.

Affiliated with

Also associated with

Rating

Systems and methods for analog to digital conversion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for analog to digital conversion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for analog to digital conversion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141996