Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2011-06-21
2011-06-21
Yoha, Connie C (Department: 2827)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185170, C365S185230, C365S185240, C365S185250
Reexamination Certificate
active
07965548
ABSTRACT:
Disclosed are methods, systems and devices, one such device being a memory device configured to concurrently assert a first pulse pattern through a plurality of conductors disposed on both a source side and a drain side of a floating-gate transistor, wherein a source side of the first pulse pattern has a different median voltage than a drain side of the first pulse pattern.
REFERENCES:
patent: 5160860 (1992-11-01), Runaldue
patent: 5812457 (1998-09-01), Arase
patent: 5969990 (1999-10-01), Arase
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6049494 (2000-04-01), Sakui et al.
patent: 6072721 (2000-06-01), Arase
patent: 6091666 (2000-07-01), Arase et al.
patent: 6191975 (2001-02-01), Shimizu et al.
patent: 6353553 (2002-03-01), Tamada et al.
patent: 6380636 (2002-04-01), Tatsukawa et al.
patent: 6385084 (2002-05-01), Tamada et al.
patent: 6396738 (2002-05-01), Tamada et al.
patent: 6519186 (2003-02-01), Tamada et al.
patent: 6580639 (2003-06-01), He et al.
patent: 6744670 (2004-06-01), Tamada et al.
patent: 6771536 (2004-08-01), Li et al.
patent: 6804150 (2004-10-01), Park et al.
patent: 6859395 (2005-02-01), Matsunaga et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 7177173 (2007-02-01), Futatsuyama
patent: 7471565 (2008-12-01), Aritome
patent: 7492641 (2009-02-01), Hosono et al.
patent: 7525841 (2009-04-01), Aritome
patent: 7561469 (2009-07-01), Aritome
patent: 7660157 (2010-02-01), Maejima et al.
patent: 2002/0024850 (2002-02-01), Tamada et al.
patent: 2002/0036921 (2002-03-01), Tamada et al.
patent: 2003/0151950 (2003-08-01), Tamada et al.
patent: 2006/0158932 (2006-07-01), Tamada et al.
patent: 2009/0015979 (2009-01-01), Fukano et al.
Neal Mielke, “Reliability of Floating-Gate Flash Memories”; Intel Corporation; Presented by Hanmant Belgal.
Takeuchi K et al. “A Source-Line Programming Scheme for Low Voltage Operation NAND Flash Memories” Symp. IEEE Journal of Solid-State Circuits; May 2000; Issue 5, pp. 672-681 http://ieeexplore.ieee.org/xpl/freeabs—all.jsp?tp=&arnumber=841463&isnumber=18193.
R. Jacob Baker, “CMOS Circuit Design Layout and Simulation”; 2005; pp. 466-476 ; Wiley-Interscience, A John Wiley & Sons, Inc., Publication, Hoboken, New Jersey.
Fletcher Yoder
Micro)n Technology, Inc.
Yoha Connie C
LandOfFree
Systems and devices including memory resistant to program... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and devices including memory resistant to program..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and devices including memory resistant to program... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2737049