Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-01-09
2007-01-09
Coulter, Kenneth R. (Department: 2141)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S395700, C370S412000
Reexamination Certificate
active
10014007
ABSTRACT:
A switch and a process of operating a switch are described where a received data frame is stored into memory in a systematic way. In other words, a location is selected in the memory to store the received data frame using a non-random method. By storing the received data frame in this way, switches that employ this system and method increase bandwidth by avoiding delays incurred in randomly guessing at vacant spaces in the memory. The received data frame is stored until a port that is to transmit the received data frame is available. Throughput is further improved by allowing the received data frames to be stored in either contiguous or non-contiguous memory locations.
REFERENCES:
patent: 5410540 (1995-04-01), Aiki et al.
patent: 5602988 (1997-02-01), Haulin
patent: 5915097 (1999-06-01), Chao
patent: 6128654 (2000-10-01), Runaldue et al.
patent: 6167054 (2000-12-01), Simmons et al.
patent: 6192028 (2001-02-01), Simmons et al.
patent: 6504846 (2003-01-01), Yu et al.
patent: 6574231 (2003-06-01), Leung
patent: 6577636 (2003-06-01), Sang et al.
patent: 6606317 (2003-08-01), Beadle et al.
patent: 6618390 (2003-09-01), Erimli et al.
patent: 6760341 (2004-07-01), Erimli et al.
patent: 6904039 (2005-06-01), Hung et al.
patent: 2001/0010692 (2001-08-01), Sindhu et al.
Coulter Kenneth R.
Fish & Richardson P.C.
LandOfFree
Systematic memory location selection in Ethernet switches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systematic memory location selection in Ethernet switches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systematic memory location selection in Ethernet switches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3782153