Boots – shoes – and leggings
Patent
1988-05-20
1991-03-12
Eng, David Y.
Boots, shoes, and leggings
364240, 3642403, 3642423, 36424231, 364270, 3642703, 3642214, 364221, G06F 1328
Patent
active
049997696
ABSTRACT:
An interface mechanism is described for controlling the exchange of information between two devices, such as a direct memory access controller 12 and adapter 5 through bus 10. The exchange is initiated by the adapter which activates the request line 44 and read/write signal on line 62 indicating whether a memory read or write operation is requested. The controller sends back a grant signal on line 46 when the request may be serviced. Ready line 60 is monitored and checked by the adapter and valid line 52 is monitored and checked by the controller. Turn around signal on line 64 controls the direction of the transfer on bidirectional data lines 66. A write or read operation begins with the transmission by the adapter of control parameters (address and byte count). Then for a write operation, the data burst is sent from the adapter to the controller and for a read operation the data burst is sent from the controller to the adapter. The sampling clock always travels with the parameters and data. Controller 12 transmits data with a clock 28 used by the adapter to sample that data and adapter transmits data with a clock 36 used by the controller 12 to sample that data. Clock 36 is generated by inverting clock 28. Thus the bus presents the advantages of synchronous and asychronous modes of operation. The data exchanges are synchronous, so that no time is wasted in handshaking protocols. Because of its asynchronous nature between transfers, the bus is independent of the controller data handling scheme, memory type and memory access time.
REFERENCES:
patent: 3336582 (1967-08-01), Beausoleil et al.
patent: 3999163 (1976-12-01), Levy
patent: 4181934 (1980-01-01), Marenin
patent: 4229791 (1980-10-01), Levy et al.
patent: 4240140 (1980-12-01), Stafford
patent: 4428044 (1984-01-01), Liron
patent: 4471427 (1984-09-01), Harris
patent: 4484263 (1984-11-01), Olson
patent: 4494196 (1985-01-01), Greer
patent: 4519034 (1985-03-01), Smith
patent: 4611279 (1986-09-01), Andreason et al.
patent: 4648029 (1987-03-01), Cooper
patent: 4722051 (1988-01-01), Chattopadhya
patent: 4807109 (1989-02-01), Farrell
patent: 4809155 (1989-02-01), Costes
patent: 4814979 (1989-03-01), Neches
patent: 4821170 (1989-04-01), Bernick
patent: 4829445 (1989-05-01), Burney
patent: 4945471 (1990-07-01), Neches
Vol. 10, No. 380 (P-528) (2437) Dec. 19, 1986.
Vol. 6, No. 133 (P-129) (1011) Jul. 20, 1982.
Costes Michel
Gach Alain
Hartmann Yves
Peyronnenc Michel
Coleman Eric
Duffield Edward H.
Eng David Y.
International Business Machines - Corporation
LandOfFree
System with plural clocks for bidirectional information exchange does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System with plural clocks for bidirectional information exchange, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System with plural clocks for bidirectional information exchange will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-452464