System which cooperatively uses a systolic array processor and a

Details System which cooperatively uses a systolic array processor and a System which cooperatively uses a systolic array processor and a

1989-10-31

1994-03-22

Lee, Thomas C.

Boots, shoes, and leggings

36493101, 36493102, 36493103, 3649273, 364DIG2, G06F 1520

Patent

active

052972895

ABSTRACT:
A Lofargram Enhancement System having a processor having 1 to i rows and 1 to j columns of processing elements or data cells. Each data cell has a location corresponding to an index, a computational capability and a memory means for storing a a pixel intensity value. The memory cells of all processing elements are addressed concurrently. A FIFO receives and stores a scan line comprising a sequence of pixel intensity signal values. A program provides a means for calculating row and column total values for the total of the pixel intensity signal values stored in a predetrmined relationally related location for each respective processing element for each respective processing element in the systolic processor. An auxiliary processor reads the respective row total and column totals for each processing element in the jth column of the systolic processor and loads the corresponding first column processing element with a corrected pixel value. Column selection and timing and control circuit shifts the contents of the bottom row of corrected pixel values into an Output FIFO for delivery to a recorder as a scan line of data, and sequentially right shifts the systolic array one column to the right and actuates the auxiliary processor to calculate and enter corrected pixel values in each first column processing element, until all corrected pixel values are stored in the respective processing elements, the pixel intensity values in the bottom rightmost processing element being loaded into an output FIFO as each corrected pixel value is entered. The data stored in all processing elements being down row shifted in preparation for then receiving the next scan line of data.

REFERENCES:
patent: 4314349 (1982-02-01), Batcher
patent: 4716414 (1987-12-01), Luttrell
patent: 4785818 (1988-11-01), Hardin
patent: 4790026 (1988-12-01), Gennery
patent: 4809347 (1989-02-01), Nash
patent: 4823281 (1989-04-01), Evangelisti
patent: 4827445 (1989-05-01), Fuchs
patent: 4858177 (1989-08-01), Smith
patent: 4860248 (1989-08-01), Lumelsky
patent: 4873515 (1989-10-01), Dickson
patent: 4949390 (1990-08-01), Iverson

Affiliated with

Also associated with

Rating

System which cooperatively uses a systolic array processor and a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System which cooperatively uses a systolic array processor and a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System which cooperatively uses a systolic array processor and a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-444676