Boots – shoes – and leggings
Patent
1989-09-26
1993-05-11
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 3642661, 3642664, 364946, 3649463, G06F 1206, G06F 1200
Patent
active
052108449
ABSTRACT:
An information processing apparatus having at least one processor and a main storage, accessed by the processor, and capable of providing a plurality of logical information processing apparatus by logically partitioning the information processing apparatus. The information processing apparatus includes a main storage partitioned into a plurality of memory areas, each of the memory areas corresponding to one of the plurality of logical information processing apparatus. The information processing apparatus further includes a first storage unit for storing identification information for each of the memory areas identifying the logical information processing apparatus allocated to each memory and a read unit for reading the identification information from the first storage unit when the main storage is to be accessed by one of the plurality of logical information processing apparatus. Each of the plurality of logical information processing apparatus possesses a unique identification information. The information processing apparatus further includes a comparison unit for comparing the identification information read by the read unit with the identification information of the one logical information processing apparatus which accesses the main storage and a unit for determining if the access to the main storage is allowed, in accordance with the comparison result of the comparison unit. Access by the one logical information processing apparatus is canceled if the determining unit determines the access is not allowable.
REFERENCES:
patent: 3609704 (1971-09-01), Schurter
patent: 3693165 (1972-09-01), Reiley et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3902163 (1975-08-01), Amdahl et al.
patent: 3902164 (1975-08-01), Kelley et al.
patent: 4231088 (1980-10-01), Hammer et al.
patent: 4300192 (1981-11-01), Couleur et al.
patent: 4320456 (1982-03-01), Heise et al.
patent: 4376297 (1983-03-01), Anderson
patent: 4404628 (1983-09-01), Angelo
patent: 4459661 (1984-07-01), Kaneda et al.
patent: 4511964 (1985-05-01), Georg et al.
patent: 4607346 (1986-08-01), Hill
patent: 4658351 (1987-04-01), Teng
patent: 4754394 (1988-06-01), Brantley, Jr. et al.
patent: 4761736 (1988-08-01), Di Orio
patent: 4811216 (1989-03-01), Bishop et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 4843543 (1989-06-01), Isobe
patent: 4914577 (1990-04-01), Stewart et al.
patent: 4925311 (1990-05-01), Neches et al.
patent: 4980822 (1990-12-01), Brantley, Jr. et al.
patent: 5018060 (1991-05-01), Gelb et al.
patent: 5027271 (1991-06-01), Curley et al.
patent: 5029078 (1991-07-01), Iwai
T. L. Borden, et al., "Multiple Operating Systems on One Processor Complex", IBM Systems Journal, vol. 28, No. 1, 1989, pp. 104-122.
Sutton et al., "Processors sharing and partitioning of main storage in the MP system"; vol. 22, No. 5, 1979, pp. 2009-2010.
Finkel; "Space Management"; Prentice-Hall, pp. 34-83, 1986.
Thakhar et al.; "A high-performance memory management scheme"; IEEE, May 1986; pp. 8-20.
Hibi Kazuo
Oshima Yoshio
Shimura Nobuyuki
Hitachi , Ltd.
Hitachi Computer Engineering Co. Ltd.
Lee Thomas C.
Lim Krisna
LandOfFree
System using selected logical processor identification based upo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System using selected logical processor identification based upo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System using selected logical processor identification based upo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1357502