System using a memory controller controlling an error correction

Details System using a memory controller controlling an error correction System using a memory controller controlling an error correction

1993-03-05

1996-02-27

Nguyen, Hoa T.

Excavating

371 401, G11C 2900

Patent

active

054954916

ABSTRACT:
A burst error scrubbing system and method consecutively detects and corrects errors in all of memory, beginning with data stored at the first address of memory and continuing until data stored at the last address of memory is read, corrected and written back to memory. Burst error scrubbing is not performed during a refresh cycle but instead is programmable so that the burst scrubbing can be performed at a specific time interval.

REFERENCES:
patent: 4369510 (1983-01-01), Johnson et al.
patent: 4408326 (1983-10-01), Takeuchi et al.
patent: 4506362 (1985-03-01), Morley
patent: 4535455 (1985-08-01), Peterson
patent: 4542454 (1985-09-01), Breich et al.
patent: 4577319 (1986-03-01), Takeuchi et al.
patent: 4625301 (1986-11-01), Berger
patent: 4905198 (1990-02-01), Oishi et al.
patent: 4935900 (1990-06-01), Ohsawa
patent: 4964129 (1990-10-01), Bowden, III et al.
patent: 5077737 (1991-12-01), Leger et al.

Affiliated with

Also associated with

Rating

System using a memory controller controlling an error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System using a memory controller controlling an error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System using a memory controller controlling an error correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1684494