System to simultaneously test trays of integrated circuit packag

Details System to simultaneously test trays of integrated circuit packag System to simultaneously test trays of integrated circuit packag

1997-10-31

2000-08-01

Karlsen, Ernest

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

3241581, G01R 3102

Patent

active

060972017

ABSTRACT:
A test system for testing numerous parts simultaneously. A stack of test boards is provided in a test chamber. Each of the test boards has a region of contactors on it. To perform a test, trays are inserted between the boards in the stack and aligned with the regions of contactors. A mechanism is then activated to press the trays towards the boards, thereby making contact between the contactors and devices on the trays. The test system is described in conjunction with a burn-in oven. Processing time is reduced because individual handling of chips is significantly reduced.

REFERENCES:
patent: 3165674 (1965-01-01), Swan
patent: 4099120 (1978-07-01), Aksu
patent: 4222737 (1980-09-01), Jones
patent: 4437718 (1984-03-01), Selinko
patent: 4695707 (1987-09-01), Young
patent: 4912400 (1990-03-01), Plante
patent: 4926118 (1990-05-01), O'Connor et al.
patent: 4949031 (1990-08-01), Szasz et al.
patent: 4968931 (1990-11-01), Littlebury et al.
patent: 5021733 (1991-06-01), Ebihara et al.
patent: 5126656 (1992-06-01), Jones
patent: 5131535 (1992-07-01), O'Connor et al.
patent: 5150797 (1992-09-01), Shibata
patent: 5184068 (1993-02-01), Twigg et al.
patent: 5190431 (1993-03-01), Klug et al.
patent: 5219765 (1993-06-01), Yoshida et al.
patent: 5227717 (1993-07-01), Tsurishima et al.
patent: 5247248 (1993-09-01), Fukunaga
patent: 5290134 (1994-03-01), Baba
patent: 5307011 (1994-04-01), Tani
patent: 5313156 (1994-05-01), Klug et al.
patent: 5528159 (1996-06-01), Charlton et al.
patent: 5572144 (1996-11-01), Davidson et al.
patent: 5758776 (1998-06-01), Slocum et al.
patent: 5773986 (1998-06-01), Thompson et al.

Affiliated with

Also associated with

Rating

System to simultaneously test trays of integrated circuit packag does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System to simultaneously test trays of integrated circuit packag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System to simultaneously test trays of integrated circuit packag will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-667428