Excavating
Patent
1990-08-28
1993-04-27
Beausoliel, Jr., Robert W.
Excavating
371 28, 371 61, H04B 1700
Patent
active
052068617
ABSTRACT:
A system and method of determining the propagation delay between LSSD (Level Sensitive Scan Delay) latch pairs is performed by modifying system and scan clock sequences. A set bit is initially scanned to the input of the sending trigger. This is done by inhibiting the last B clock. These A and B clocks are then gated off and the system clocks operate a complete cycle with the unique sequence of inhibiting the first latch pulse and the last trigger pulse. Finally, a unique scan clock sequence is used to scan out data from the receiving latch. If the data scanned out corresponds with expected data (the set bit), the process is repeated decreasing the cycle time of the system clocks until the set bit is no longer received. The measured delay is then taken as the preceding cycle time. By measuring the delays between a plurality of points and a common originating point and taking the differences in these delays, the skew in a clock distribution system can be readily determined.
REFERENCES:
patent: 4477870 (1984-10-01), Kraus
patent: 4876501 (1989-10-01), Ardini et al.
patent: 4893072 (1990-01-01), Matsumoto
patent: 4972412 (1990-11-01), Satoh
patent: 5077740 (1991-12-01), Kanuma
Hannon Nicholas P.
Tarolli Albert
Wiltgen Paul L.
Augspurger Lynn L.
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Lo Allen M.
LandOfFree
System timing analysis by self-timing logic and clock paths does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System timing analysis by self-timing logic and clock paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System timing analysis by self-timing logic and clock paths will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2333403