Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2005-12-02
2010-06-29
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S006000, C703S013000, C703S022000
Reexamination Certificate
active
07747426
ABSTRACT:
A system, such as hardware or software system having a number of modules, is simulated using multi-tasking computer code. Simulation computer code launches tasks simulating system execution, where each task corresponds to a module. Each task requests a processing delay to a common scheduler. Upon the common scheduler receiving a processing delay request, the common scheduler instructs a scheduling method processor to update a task-remaining time for at least one task. The scheduling method processor updates the task-remaining time for at least one task based at least on a scheduling approach. The common scheduler sends a wait request to a preexisting simulation system to delay a module that corresponds to the task by a length of time, based on the task-remaining time for the task and the scheduling approach. The preexisting simulation system delays the module that corresponds to the task by the length of time of the wait request.
REFERENCES:
patent: 6117181 (2000-09-01), Dearth et al.
patent: 7133820 (2006-11-01), Pennello et al.
patent: 7308393 (2007-12-01), Lumpkin et al.
patent: 2003177943 (2003-06-01), None
Simjava, A Guide to the simjava Package, http://www.dcs.ed.ac.uk/home/hase/simjava/, printed from Internet on Nov. 30, 2005.
F. Bruschi et al., “Error simulation based on the SystemC design description language” (abstract), Procs. of the 2002 Design, Automation, and Test in Europe Conf & Exh., 2002.
A. Gerstlauer et al., “RTOS modeling for system level design,” Proceedings of Design, Automation and Test in Europe, Mar. 2003.
R. Domer et al., “SpecC Language Reference Manual,” version 2.0, www.specc.org, Dec. 12, 2002.
Object Management Group, “UML Profile for Schedulability, Performance, and Time Specification,” version 1.0, formal/03-09-1, Sep. 2003.
Ishikawa Hiroshi
Nakamura Hiroaki
Sato Naoto
Tabuchi Naoshi
Alexanian Vazken
Day Herng-Der
International Business Machines - Corporation
Shah Kamini S
LandOfFree
System simulation using multi-tasking computer code does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System simulation using multi-tasking computer code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System simulation using multi-tasking computer code will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247973