System page table apparatus

Details System page table apparatus System page table apparatus

1980-04-30

1982-10-26

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 936

Patent

active

043565492

ABSTRACT:
In this apparatus for dynamically translating virtual memory addresses to real memory addresses, a master system page table maintained in a memory associates real memory addresses with their corresponding system virtual memory addresses. This table is organized with each virtual memory address stored in it at an index location which is a smaller value formed as a predetermined function of the virtual memory address value. The translator forms the index from the virtual memory address according to the function, enters the table with it, and extracts the corresponding real memory address. In a preferred embodiment, every process (i.e., job) may reference any address in any segment of a process virtual address space, and a dedicated mechanism converts such a process virtual address reference to a system virtual memory address, which then is converted to the real memory address.

REFERENCES:
patent: 3675215 (1972-07-01), Arnold et al.
patent: 4128875 (1978-12-01), Thurber et al.
patent: 4215402 (1980-07-01), Mitchell et al.
patent: 4218743 (1980-08-01), Hoffman
patent: 4279014 (1981-07-01), Cassonnet

Affiliated with

Also associated with

Rating

System page table apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System page table apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System page table apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-951389