System-on-a-chip

Details System-on-a-chip System-on-a-chip

2000-06-09

2004-11-09

Picard, Leo (Department: 2125)

Data processing: generic control systems or specific application

Specific application, apparatus or process

Product assembly or manufacturing

C710S008000, C710S022000, C712S033000, C712S035000, C712S041000

Reexamination Certificate

active

06816750

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates in general to integrated circuits and in particular to a system on a chip.
2. Description of the Related Art
Sophisticated design and fabrication techniques are rapidly making practical systems-on-a-chip a reality. In turn, a broad range of personal and commercial hand-held appliances can be constructed which embody a high degree of functionality. These appliances include personal digital assistants, personal digital music players, compact computers, point of sale devices, and Internet access devices, to name only a few of the possibilities.
A number of factors must be addressed when designing a system-on-a-chip. Among other things, the device must be capable of interfacing with a broad range of input/output devices which may be required to support various potential user-defined applications. Moreover, the device must be power efficient while operating at high clock speeds. Additionally, this device should have a large address space to flexibly support a range of possible memory configurations and sizes.
SUMMARY OF THE INVENTION
According to the principles of the present intention, a system is disclosed which is fabricated on a single integrated circuit chip and includes a microprocessor operating from a high speed bus, a peripheral bus operating in conjunction with the high speed bus through a bus bridge, and sets of processing resources operating from high speed and peripheral buses. A first of the sets of the processing resources, operating from the high speed bus, includes a memory interface for interfacing the system with an external memory, a direct memory access engine for controlling the exchange of information between selected ones of the resources and the external memory through the memory interface, and a boot memory for storing boot code for initiating operation of system. A second set of resources, operating from the peripheral bus, includes an interrupt controller for issuing interrupt requests to the microprocessor in response to interrupt signals from selected ones of the system resources, a set of programmable timers for generating timed interrupt signals, and a phase-locked loop for generating timing signals for timing selected operations of system.
The inventive concepts allow for the construction of practical systems on a chip and similar high functionality integrated circuits. Advantageously, such devices can be used in a broad range of low power, compact personal and commercial appliances. Among other things, devices constructed in accordance with the present teachings can be used in personal digital assistants, personal digital music players, compact computers, point-of-sale devices, and internet access devices, to name only a few of the numerous possibilities.


REFERENCES:
patent: 5504903 (1996-04-01), Chen et al.
patent: 6026443 (2000-02-01), Kashyap
patent: 6438678 (2002-08-01), Cashman et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: RE38108 (2003-05-01), Chee et al.
patent: 6564329 (2003-05-01), Cheung et al.
patent: 6598148 (2003-07-01), Moore et al.
Cordan, Bill, “A Bus Architecture For System-On-Chip Designs”, Palmchip Coporation, pp. 1-4.*
Ramlaoui, Hussam, “IP Based Design 2000 Conference” Dec. 14-15, 2000, pp. 1-3.*
The Soc platform company, “Acurx SOC Platform” pp. 1*
The SOC Platform Company, Glossary pp. 1-6.*
Wray et al., “Using Microprocessors and Microcomputers” 1994, Prentice Hall, Edition 3, pp. 257, 295-297, 299, 307, 321, 325, 329 and 340.*
Winegarden, Steven, “Bus Architecture of a System on a Chip with User-Configurable System Logic”, Mar. 2000, IEEE Journal of Solid State Circuits, vol. 35 , No. 3 pp. 425-433.*
Kheir, Michael, “The M68HC11 Microcontroller” 1997, Prentice Hall, pp. 5-7, 16-17, 118-119, 122, 172-173 and 227.*
Adams, Lyle“Overview of the CoreFrame Architecture”, Jan. 2002, Palmchip tech brief, pp. 1-7.*
Aldworth, P.J.; “System-on-a-chip bus architecture for embedded applications” Computer Design, 1999 (ICCD '99). Internat'l Conf. on Austin, TX, USA Oct. 10-13, 1999, Los Alamitos, CA, USA, IEEE Comput. Soc. US Oct. 10, 1999_pge 297-289 ISBN 0-7695-0406-X- The whole document.
Rincon, A.M.,et al. “Core Design and System-On-A-Chip Integration” IEEE Design & Test of Computers, IEEE Computers Society. Los Almitos US, vol. 14, No. 4 Oct. 1998 pp. 26-35 ISSN 0740-7475 p. 28, Right hand column, paragraphs 1-3, figure 3.
Cordan, B; “An Efficient Bus Architecture for System-On-A-Chip Design” Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999 San Diego, CA USA May 16-19, 1999, Piscataway , NJ USA IEEE US May 16, 1999 pp. 623-626 ISBN 0-7803-5443-5 the whole document.
Garside, J.D., et al.: “AMULET3i- an asynchronous system-on-a-chip” Advanced Research in Asynchronous Circuits and Systems, 2000 (ASYNC 2000) Proceedings, 6th Internat'l Symposium on Eilat, Israel Apr. 2-6, 2000; Los Alamitos, CA USA, IEEE Comput. Soc. US, Apr. 2, 2000 pp. 162-175 ISBN 0-7695-0586-4 p. 165, left-hand col., parag. 1-p. 171, left-hand col. parag.3.
Cordan, B.; “Effective Memory Interfacing for System-On-AChip Designs” Designcon. Proceedings of Designcon, vol. 5, Feb. 1, 1999 pp. 121-135 p. 130, right hand col.-p. 131, left hand col.

Affiliated with

Also associated with

Rating

System-on-a-chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System-on-a-chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System-on-a-chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3341392