System, methods and computer program products for flexibly contr

Details System, methods and computer program products for flexibly contr System, methods and computer program products for flexibly contr

1997-06-13

1999-03-16

Ray, Gopal C.

395296, 395861, G06F 1318, G06F 13362

Patent

active

058840516

ABSTRACT:
Bus performance in a computer system having multiple devices accessing a common shared bus may be improved by providing a flexible bus arbiter. Bus access is controlled using a bus arbiter which is operationally connected to each of the devices. Each device has a fixed programmable priority level and a dynamic priority level associated with it. The dynamic priority level comprises an arbiter dynamic priority level and a master dynamic priority level. Access to the bus by a device is controlled based on the combination of the programmable fixed priority level and the dynamic priority level associated with each device. While the programmable fixed priority level and the arbiter dynamic priority level as set by the arbiter are not controlled by the master, the master dynamic priority level is controlled by the master. If master dynamic priority is enabled, it overrides the arbiter dynamic priority level. If master dynamic priority is not enabled but arbiter dynamic priority is enabled, master dynamic priority overrides the programmable fixed priority level.

REFERENCES:
patent: 4787032 (1988-11-01), Culley
patent: 5203007 (1993-04-01), Gallagher
patent: 5299196 (1994-03-01), Allen, Jr.
patent: 5311461 (1994-05-01), Gallagher
patent: 5371736 (1994-12-01), Evan
patent: 5388228 (1995-02-01), Heath et al.
patent: 5414818 (1995-05-01), Henson et al.
patent: 5465343 (1995-11-01), Henson et al.
patent: 5481680 (1996-01-01), Larson et al.
patent: 5495615 (1996-02-01), Nizar et al.
patent: 5506972 (1996-04-01), Heath et al.
patent: 5528767 (1996-06-01), Chen
patent: 5537607 (1996-07-01), Ploger, III
patent: 5623672 (1997-04-01), Popat
patent: 5715406 (1998-02-01), Henson et al.
patent: 5754800 (1998-05-01), Lentz et al.
IBM Technical Disclosure Bulletin, vol. 32, No. 5A, Oct. 1989 Two-Level Internal Bus Arbitration for the System IO Bus.
IBM Technical Disclosure Bulletin, vol. 33, No. 2, Jul. 1990 One-Bit Token Ring Arbitration Protcol/Scheme.
IBM Technical Disclosure Bulletin, vol. 38, No. 2, Feb. 1995 Priority Scheme for Arithemtic Logic Unit and Dataflow Usage by P1394 Isochronous Hardware.
IBM Technical Disclosure Bulletin, vol. 38, No. 9, Sep. 1995 Method for Maintaining Coherency When Entering and Exiting Low-Power Mode in a Memory Controller Supporting Transaction Posting.

Affiliated with

Also associated with

Rating

System, methods and computer program products for flexibly contr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System, methods and computer program products for flexibly contr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System, methods and computer program products for flexibly contr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-825222