System memory for a reduction processor evaluating programs stor

Details System memory for a reduction processor evaluating programs stor System memory for a reduction processor evaluating programs stor

1985-01-11

1986-10-07

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1200

Patent

active

046163158

ABSTRACT:
A system memory for a reduction processor which evaluates programs stored as binary graphs employing variable-free applicative language codes. These graphs are made up of nodes, each of which exists in memory and contains as its most significant bit a mark bit which when set indicates that the node is being used in a graph and when reset indicates that the node or storage location is available for future use by the processor. In order to accommodate the scanning of a number of storage locations in parallel, the system memory is divided into a node memory and the mark bit memory so that the mark bits for a number of sequential storage locations can be examined in parallel to determine which node locations are free for use by the graph manager.

REFERENCES:
patent: 3469239 (1969-09-01), Richmond et al.
patent: 4121286 (1978-10-01), Venton et al.

Affiliated with

Also associated with

Rating

System memory for a reduction processor evaluating programs stor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System memory for a reduction processor evaluating programs stor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System memory for a reduction processor evaluating programs stor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-645931