System level reduction of clock skew based on local thermal...

Details System level reduction of clock skew based on local thermal... System level reduction of clock skew based on local thermal...

2005-12-06

2005-12-06

Barlow, John (Department: 2863)

Data processing: measuring, calibrating, or testing

Calibration or correction system

Temperature

C702S130000, C702S136000

Reexamination Certificate

active

06973398

ABSTRACT:
A method and apparatus for adjusting clock skew involves sensing a temperature at a location on an integrated circuit. A temperature sensor indicates a temperature value of the location on the integrated circuit. The temperature value is monitored, and a tunable buffer is adjusted dependent on the monitoring. The tunable buffer is used to adjust clock skew.

REFERENCES:
patent: 5233161 (1993-08-01), Farwell et al.
patent: 5881271 (1999-03-01), Williams
patent: 6346838 (2002-02-01), Hwang et al.
patent: 6686785 (2004-02-01), Liu et al.
patent: 6772085 (2004-08-01), Watkins et al.
Stinson et al.; “14.4 A 1.5GHz Third Generation Itanium® Processor”; International Solid State Circuits Conference, 2003, Session 14/Microprocessor/Paper 14.4, Feb. 11, 2003; 6 pgs.

Affiliated with

Also associated with

Rating

System level reduction of clock skew based on local thermal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System level reduction of clock skew based on local thermal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System level reduction of clock skew based on local thermal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3523114