System level latchup mitigation for single event and transient r

Details System level latchup mitigation for single event and transient r System level latchup mitigation for single event and transient r

1994-08-18

1997-09-30

Shoop, Jr., William M.

Electrical transmission or interconnection systems

Switching systems

Condition responsive

307131, 307125, 361 57, 250389, 340600, H01H 3500, B01D 5944

Patent

active

056729189

ABSTRACT:
A "blink" technique, analogous to a person blinking at a flash of bright light, is provided for mitigating the effects of single event current latchup and prompt pulse destructive radiation on a micro-electronic circuit. The system includes event detection circuitry, power dump logic circuitry, and energy limiting measures with autonomous recovery. The event detection circuitry includes ionizing radiation pulse detection means for detecting a pulse of ionizing radiation and for providing at an output terminal thereof a detection signal indicative of the detection of a pulse of ionizing radiation. The current sensing circuitry is coupled to the power bus for determining an occurrence of excess current through the power bus caused by ionizing radiation or by ion-induced destructive latchup of a semiconductor device. The power dump circuitry includes power dump logic circuitry having a first input terminal connected to the output terminal of the ionizing radiation pulse detection circuitry and having a second input terminal connected to the output terminal of the current sensing circuitry. The power dump logic circuitry provides an output signal to the input terminal of the circuitry for opening the power bus and the circuitry for shorting the power bus to a ground potential to remove power from the power bus. The energy limiting circuitry with autonomous recovery includes circuitry for opening the power bus and circuitry for shorting the power bus to a ground potential. The circuitry for opening the power bus and circuitry for shorting the power bus to a ground potential includes a series FET and a shunt FET. The invention provides for self-contained sensing for latchup, first removal of power to protect latched components, and autonomous recovery to enable transparent operation of other system elements.

REFERENCES:
patent: 4191992 (1980-03-01), Johannessen
patent: 4687622 (1987-08-01), Longden
patent: 4695937 (1987-09-01), Verity
patent: 4736116 (1988-04-01), Pavlak, Jr. et al.
patent: 5010321 (1991-04-01), Larner et al.
patent: 5383086 (1995-01-01), Wietelmann et al.
patent: 5391931 (1995-02-01), Larner

Affiliated with

Also associated with

Rating

System level latchup mitigation for single event and transient r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System level latchup mitigation for single event and transient r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System level latchup mitigation for single event and transient r will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2259247