Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1998-05-11
1999-11-23
Sherry, Michael J.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361111, H02H 322
Patent
active
059911352
ABSTRACT:
A method and structure for providing ESD protection for an integrated circuit having multiple pairs of voltage supply rails, each pair including a VDD rail and a VSS rail. In one aspect, ESD devices are connected between pairs of supply rails and I/O pins of the integrated circuit, and antiparallel diodes are connected between respective VSS rails and a VSS-ESD rail.
REFERENCES:
patent: 5196981 (1993-03-01), Kuo
patent: 5272097 (1993-12-01), Shiota
patent: 5311083 (1994-05-01), Wanlass
patent: 5468984 (1995-11-01), Efland et al.
patent: 5610790 (1997-03-01), Staab et al.
patent: 5617283 (1997-04-01), Krakauer et al.
patent: 5654862 (1997-08-01), Worley et al.
patent: 5706156 (1998-01-01), Narita
patent: 5721658 (1998-02-01), Ma et al.
Sherry Michael J.
VLSI Technology Inc.
LandOfFree
System including ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System including ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System including ESD protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1229095