Facsimile and static presentation processing – Facsimile – Recording apparatus
Patent
1982-02-23
1984-10-02
Orsino, Jr., Joseph A.
Facsimile and static presentation processing
Facsimile
Recording apparatus
358261, 358283, H04N 141
Patent
active
044751273
ABSTRACT:
In an encoder responsive to a video signal variable between high and low levels, a logic converter logically converts a succession of result signals, derived from the video signal by the use of a predetermined number of halftone threshold levels, into a sequence of converted signals having that run length of logic "0" or "1" level which is longer than that in the result signal succession. The converter may comprise a combination of adders and memory elements to process the consecutive result signals. The converted signal sequence is encoded by an encoding circuit into a data-compression digitized signal. In a decoder for decoding the digitized signal into a reproduction of the result signal succession, a logic inverter comprises a combination of adders and memory elements, similar to that of the converter. The inverter processes, into the reproduction, signals derived from data-expansion decoding of the digitized signal. Preferably, a dither matrix is used to provide the threshold levels.
REFERENCES:
patent: 3185823 (1965-05-01), Ellersick, Jr. et al.
patent: 3769453 (1973-10-01), Bahl et al.
patent: 4193096 (1980-03-01), Stoffel
patent: 4258392 (1981-03-01), Yamazaki et al.
Nippon Electric Co. Ltd.
Orsino Jr. Joseph A.
LandOfFree
System for transmitting a video signal with short runs avoided i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for transmitting a video signal with short runs avoided i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for transmitting a video signal with short runs avoided i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-528833