Boots – shoes – and leggings
Patent
1992-04-03
1995-03-07
Lee, Thomas C.
Boots, shoes, and leggings
395250, 395725, 3642395, 3642397, 3642456, 364DIG1, G06F 1502
Patent
active
053965973
ABSTRACT:
A method and apparatus for the enhancing efficiency of a data processing system which includes a host microprocessor, a system memory, and a graphics adapter for producing an enhanced graphics display. The graphics adapter is coupled to the data processing system by a bus and includes a video memory and an adapter microprocessor, wherein the adapter microprocessor is less powerful than the host microprocessor in the data processing system. The method and apparatus of the present invention includes the establishment of a stage buffer from a portion of the system memory with the stage buffer, including at least two buffer sections. A first portion of data is transferred from the system memory into a first buffer section. Next, a second portion of data is transferred from the system memory into a second buffer section, while the adapter microprocessor is simultaneously retrieving the first portion of data from the first buffer section and transferring that first portion of data across the bus to the video memory, wherein host microprocessor is available to perform other tasks. When the adapter microprocessor has transferred the data to the video memory from the first buffer section, the host microprocessor fills the first buffer section with more data, while the adapter microprocessor retrieves data from the second buffer section. This process continues until all the data has been transferred.
REFERENCES:
patent: 4470115 (1984-09-01), Wehr
patent: 4555775 (1985-11-01), Pike
patent: 4569034 (1986-02-01), Findley et al.
patent: 4571671 (1986-02-01), Burns et al.
patent: 4642790 (1987-02-01), Minshull et al.
patent: 4646261 (1987-02-01), Ng
patent: 4654020 (1987-03-01), Cheselka et al.
patent: 4710767 (1987-12-01), Sciacero et al.
patent: 4811205 (1989-03-01), Normington et al.
patent: 4815010 (1989-03-01), O'Donnell
patent: 4818932 (1989-04-01), Odenheimer
patent: 4843544 (1989-06-01), Dulac et al.
patent: 4860244 (1989-08-01), Bruckert et al.
patent: 4862155 (1989-08-01), Dalrymple et al.
patent: 4910704 (1990-03-01), Gemma
patent: 4914607 (1990-04-01), Takanashi et al.
patent: 4954818 (1990-09-01), Nakane et al.
patent: 4954819 (1990-09-01), Watkins
patent: 4954983 (1990-09-01), Klingman
patent: 4965670 (1990-10-01), Klinefelter
patent: 4965750 (1990-10-01), Matsuo et al.
patent: 5001469 (1991-03-01), Pappas et al.
patent: 5020003 (1991-05-01), Moshenberg
patent: 5043919 (1991-08-01), Callaway et al.
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5061919 (1991-10-01), Watkins
patent: 5103499 (1992-04-01), Miner et al.
patent: 5113180 (1992-05-01), Gupta et al.
patent: 5117486 (1992-05-01), Clark et al.
patent: 5197145 (1993-03-01), Kitamura et al.
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5280598 (1994-01-01), Osaki et al.
IBM Technical Disc. Bulletin vol. 32 No. 5B, Oct. 1989, G. T. Davis et al. "Double-Buffered Burst Direct Memory Access Assisted By Cycle Seal."
IBM Technical Disc. Bulletin vol. 33 No. 3A, Aug. 1990, L. E. Johnson et al. "Data Width And Format Conversion Subsystem For A Graphics Coprocessor."
Bodin William K.
Hyde David M.
Lay Tatchi P.
Wilkinson James
Yee Susan
Dillon Andrew J.
International Business Machines - Corporation
Jobse Bruce D.
Lee Thomas C.
Meky Moustafa M.
LandOfFree
System for transferring data between processors via dual buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for transferring data between processors via dual buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for transferring data between processors via dual buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1413353