System for transferring data between a processor and a system bu

Details System for transferring data between a processor and a system bu System for transferring data between a processor and a system bu

1992-01-10

1995-11-28

Coleman, Eric

Boots, shoes, and leggings

395800, 395310, 395307, 395292, 364240, 3642472, 3642474, 3642478, 364DIG1, 3642607, G06F 1338

Patent

active

054716322

ABSTRACT:
A data transfer device for coupling a processor to a system bus. The data transfer device includes data packers and unpackers for converting between data blocks of a first size and data blocks of a second size, e.g. between bytes or words and longwords. The data transfer device also includes an internal buffer memory system for storing the data being transferred. The processor and system bus are selectively coupled, each one at a time, via a direct data path, to the internal buffer memory system permitting both the processor and the system bus to independently read and write data, each at their normal data transfer rate.

REFERENCES:
patent: 3979719 (1976-09-01), Tooley et al.
patent: 4658349 (1987-04-01), Tabata et al.
patent: 5003508 (1991-03-01), Hall
patent: 5111465 (1992-05-01), Edem et al.

Affiliated with

Also associated with

Rating

System for transferring data between a processor and a system bu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for transferring data between a processor and a system bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for transferring data between a processor and a system bu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2021091