System for synthesizing field programmable gate array implementa

Details System for synthesizing field programmable gate array implementa System for synthesizing field programmable gate array implementa

1995-06-07

1997-01-14

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, 364491, G06F 1750

Patent

active

055946577

ABSTRACT:
A system is disclosed for synthesizing field programmable gate array (FPGA) implementations from high level circuit descriptions. A designer may describe circuits using a textual language or a graphics tool. The system will compile such circuit descriptions into technology mapped descriptions for use with FPGA's.
The system will support both random logic circuits and data path circuits. The system uses advanced optimization techniques to produce efficient FPGA implementations. Thus, the system produces high quality results while providing users with a high level of abstraction in design, and thus frees the user from architectural details of the target FPGA.

REFERENCES:
patent: 4656603 (1987-04-01), Dunn
patent: 4813013 (1989-03-01), Dunn
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4964056 (1990-10-01), Bekki et al.
patent: 4965741 (1990-10-01), Winchell et al.
patent: 5019961 (1991-05-01), Addesso et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5187788 (1993-02-01), Marmelstein
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5301336 (1994-04-01), Kodosky et al.
patent: 5309045 (1994-05-01), Saeki et al.
patent: 5337255 (1994-08-01), Seidel et al.
patent: 5367468 (1994-11-01), Fukusawa et al.
patent: 5377318 (1994-12-01), Wolber
patent: 5448493 (1995-09-01), Topolewski et al.
Sangiovanni-Vincentelli et al., "Synthesis Methods for Field Programmable Gate Arrays," Proc. of the IEEE, vol. 81, No. 7, Jul. 1993 pp. 1057-1083.
Kelem et al., "Shortening the Design Cycle for Programmable Logic Devices," IEEE Design & Test of Computers, Dec. 1992, pp. 40-50.
Knapp, "Optimizing Programmable Gate Array Designs," 1988 Electro Conference Record May 10-12, Los Angeles, CA, pp. 1-7.
"The Evolution of PLD, CPLD and FPGA design tools," Electronic Engineering, Oct. 1993, pp. 541-548. (No Author).
XILINX, Inc., "X-BLOX.TM. Design Tool User Guide", Jan. 1992, pp. 1-100.
Hebert, "An Integrated Design and Characterization Environment for the Development of a Standard Cell Library," 1991 IEEE Custom IC Conference, pp. 25.6.1-25.6.5.
May et al., "Placement and Routing for Logic Schematics," Computer-Aided Design, vol. 15, No. 3, May 1983, pp. 115-122.
"LPM-Library of Parameterized Modules," Proposed Standard 2.0, Jul. 31 '92. (No Author).
Sakowski, "Elements of a Design Framework for Module Generators Design and Usage," 1991 CSI/IEEE Int'l Symposium on VLSI Design, pp. 88-93.
Kelem et al., "Context-Based ASIC Synthesis,"EURO ASIC '92, pp. 226-231.
Lacroix et al., "An Interactive Graphical Approach to Module Generator Development," IEEE 1990 Custom IC Conference, pp. 30.1.1-30.1.5.
Li et al., "AISCE: A Layout Synthesis System for ASIC Design," 1991 China Int'l Conference on Circuits and Systems, pp. 419-422.

Affiliated with

Also associated with

Rating

System for synthesizing field programmable gate array implementa does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for synthesizing field programmable gate array implementa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for synthesizing field programmable gate array implementa will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1393364