System for synchronizing execution by a processing element of th

Details System for synchronizing execution by a processing element of th System for synchronizing execution by a processing element of th

1992-07-15

1996-09-03

Lee, Thomas C.

395800, 395840, 395471, 395650, 395775, G06F 1516

Patent

active

055533051

ABSTRACT:
A method and system for synchronizing execution by a processing element of threads within a process. Before execution of a thread commences, a determination is made as to whether all of the required resources for execution of the thread are available in a cache local to the processing element. If the resources are not available, then the resources are fetched from main storage and stored in one or more local caches before execution begins. If the resources are available, then execution of the thread may begin. During execution of the thread and, in particular, an instruction within the thread, the instruction may require data in order to successfully complete its execution. When this occurs, a determination is made as to whether the necessary data is available. If the data is available, the result of the instruction execution is stored and execution of the thread continues. However, if the data is unavailable, then the thread is deferred until the data becomes available and a new thread is processed. When deferring a thread, the thread is placed in the memory location which is to receive the required data. Once the data is available, the thread is removed from the data location and placed on a queue for execution and the data is stored in the location.

REFERENCES:
patent: 3573736 (1971-04-01), Schlaeppi
patent: 4439829 (1984-03-01), Tsiang
patent: 4503499 (1985-03-01), Mason et al.
patent: 4583165 (1986-04-01), Rosenfeld
patent: 4953078 (1990-08-01), Petit
patent: 5168554 (1992-12-01), Luke
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5226138 (1993-07-01), Shermis
patent: 5301295 (1994-04-01), Leary et al.
R. A. Iannucci, "A Dataflow/Von Neumann Hybrid Architecture", Ph.D. Thesis, MIT Laboratory for Computer Science, Cambridge, Massachusett Jul. 1988.
Teja, "New Architectures: Novel Computer Designs promise a dramatically faster generation of computers", May 1984, Computer & Electronics, p. 70(3).
Anderson, Thomas E., et al. "The Performance Implications of Thread Management Alternatives for Shared-Memory Multiprocessors," IEEE Transactions on Computers, vol. 38, No. 12, Dec. 1989, pp. 1631-1644.
Dietz, Henry, et al. "CRegs: A New Kind of Memory for Referencing Arrays and Pointers," Proceedings Supercomputing '88, Nov. 14-18, 1988, Orlando, Florida, pp. 360-367.
Jagannathan, Suresh, et al. "A Customizable Substrate For Concurrent Languages," ACM Sigplan Notices, vol. 27, No. 7, Jul. 1992, pp. 55-67.

Affiliated with

Also associated with

Rating

System for synchronizing execution by a processing element of th does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for synchronizing execution by a processing element of th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for synchronizing execution by a processing element of th will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1960234