System for simultaneous transmission of data blocks or vectors b

Details System for simultaneous transmission of data blocks or vectors b System for simultaneous transmission of data blocks or vectors b

1985-11-20

1988-03-15

Chan, Eddie P.

Boots, shoes, and leggings

G06F 1300, G06F 1516

Patent

active

047317248

ABSTRACT:
A system for simultaneous transmission of data blocks or vectors between a memory and one or a number of data-processing units having a memory which is subdivided into a whole number N of logic arrays of n physical arrays of q memory locations. An interconnection network controlled by a control logic device establishes the connections between the logic arrays of the memory and the data-processing units. Addressing devices controlled respectively by a data-processing unit have the function of addressing the memory locations to which each data-processing unit requests access. The control logic device has logic for establishing a connection between each requesting unit and the logic array containing the address of the start of the vector or data block to be transferred and control means for successively switching the requesting unit to the following logic arrays at the end of each data transfer between a logic array of the memory and the requesting data-processing unit.

REFERENCES:
patent: 4204251 (1980-05-01), Brudevold
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4621339 (1986-11-01), Wagner et al.

Affiliated with

Also associated with

Rating

System for simultaneous transmission of data blocks or vectors b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for simultaneous transmission of data blocks or vectors b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for simultaneous transmission of data blocks or vectors b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1929651