Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1995-12-26
1999-11-09
Ngo, Chuong Dinh
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708620, 36475401, G06F 700, G06F 752
Patent
active
059832576
ABSTRACT:
A computer system which includes a multimedia input device which generates an audio or video input signal and a processor coupled to the multimedia input device. The system further includes a storage device coupled to the processor and having stored therein a signal processing routine for multiplying and accumulating input values representative of the audio or video input signal. The signal processing routine, when executed by the processor, causes the processor to perform several steps. These steps include performing a packed multiply add on a first set of values packed into a first source and a second set of values packed into a second source each representing input signals to generate a packed intermediate result. The packed intermediate result is added to an accumulator to generate a packed accumulated result in the accumulator. These steps may be iterated with the first set of values and portions of the second set of values to the accumulator to generate the packed accumulated result. Subsequent thereto, the packed accumulated result in the accumulator is unpacked into a first result and a second result and the first result and the second result are added together to generate an accumulated result.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5442799 (1995-08-01), Murakami et al.
"Philips Hopes to Displace DSPs with VLIW", B, Case, 1994.
"TMS320C2X User's Guide", pp. 3-2-3-34; 4-1-4-151, Texas Instruments, 1993.
"New PA-RISC Processor Decodes MPEG Video", pp. 16-17, L. Gwennap, 1994.
"SPARC Technology Business", Sun Microsystems, 1994.
"A Single Chip Digital Processor for Voiceband", Y. Kawakami, 1980.
"Graphics Processing with the 88110 Second Generation RISC", pp. 169-174, J. Shipnes, 1992.
"MC8811 0 Second Generation RISC . . . ", Motorola Inc. 1991.
"Errata to MC88110 . . . ", pp. 1-11, Motorola Inc. 1992.
"i860 Microporcessor Family Programmer's Ref. Manual", Ch. 1, 3, 8, 12, Intel Corp. 1992.
"Accelerating Multimedia with Enhanced Microprocessors", Lee, 1995.
"Pentium Processosr User's Manual, vol. 3: Arch. & Prog. . . . ", Ch 1, 3, 4, 6, 8, 18, Intel 1993.
"i860 Microprocessor Architecture", Ch. 6, 7, 8, 10, 11, Margulis, 1990.
"MC88110 Programmer's Reference Guide", pp. 1-5, Motorola Inc. 1992.
Bui Tuan H.
Dulong Carole
Eitan Benny
Fischer Stephen A.
Kowashi Eiichi
Intel Corporation
Ngo Chuong Dinh
LandOfFree
System for signal processing using multiply-add operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for signal processing using multiply-add operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for signal processing using multiply-add operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1469871