Boots – shoes – and leggings
Patent
1989-02-03
1992-08-25
Lee, Thomas C.
Boots, shoes, and leggings
364DIG2, 36494834, 3649483, 3649582, 3649576, G06F 938
Patent
active
051426315
ABSTRACT:
A method is provided for preprocessing multiple instructions prior to execution of such instructions in a digital computer having an instruction decoder, an instruction execution unit, and multiple general purpose registers which are read to produce memory addresses during the preprocessing. The method comprises: (1) avoiding the preprocessing of a current instruction to read a general purpose register to produce a memory address prior to the modification of the contents of that register by a preceding instruction by (a) generating a composite write mask having a bit set for each general purpose register whose contents are to be modified by at least one of a plurality of decoded by not-yet-executed instructions preceding the current instruction, and (b) stalling the preprocessing of the current instruction when a general purpose register to be read by the current instruction is a register having a bit set in the write mask, and/or (2) avoiding the preprocessing of a current instruction which modifies the contents of a general purpose register that is to be read by a preceding instruction by (a) generating a composite read mask having a bit set for each general purpose register to be read by at least one of a plurality of decoded but not-yet-executed instructions preceding the current instruction, and (b) stalling the preprocessing of the current instruction when a general purpose register whose contents are to be modified by the current instruction is a register having a bit set in the read mask.
REFERENCES:
patent: 4155120 (1979-05-01), Keefer et al.
patent: 4179737 (1979-12-01), Kim et al.
patent: 4367524 (1983-01-01), Budde et al.
patent: 4493019 (1985-01-01), Kim et al.
patent: 4503535 (1985-03-01), Budde et al.
patent: 4667287 (1987-05-01), Allen et al.
patent: 4682284 (1987-06-01), Schrofer
patent: 4722049 (1988-01-01), Lahti
patent: 4789925 (1988-12-01), Lahti
patent: 4891753 (1990-01-01), Budde et al.
patent: 4945511 (1990-07-01), Iomitsu et al.
Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors", IEEE Trans. on Computers, vol. C-35, No. 9 (Sep. 1986), pp. 815-828.
Fossum et al., "An Overview of the VAX 8600 System", Digital Equipment Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, a Pipelined Implementation of the VAX Architecture", Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
VAX Architecture Handbook, Digital Equipment Corporation, 1981, pp. 51 to 91.
Firstenberg Mark A.
Fite David B.
Fossum Tryggve
Grundmann Wiliam R.
Hetherington Ricky C.
Digital Equipment Corporation
Donaghue L.
Lee Thomas C.
LandOfFree
System for queuing individual read or write mask and generating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for queuing individual read or write mask and generating , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for queuing individual read or write mask and generating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-392004