Multiplex communications – Wide area network – Packet switching
Patent
1992-12-23
1995-06-20
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
3701001, 3701053, 375356, 375357, 375362, H04J 306
Patent
active
054266335
ABSTRACT:
For synchronization signals of zeroth and first series, a synchronization signal processing system comprises synchronization trunk device of the zeroth and the first series (77(0), 77(1)) for producing particular signals of the zeroth and the first series, respectively, and being exclusively operable in master and slave states. When used in a switching center of a low hierarchy, each trunk device of a local series, which is one of the zeroth and the first series, is supplied as three input signals with the synchronization signals of the local series and a different series with highest (1) and middle (2) degrees of priority and the particular signal of the different series with a lowest (3) degree of priority, selects as a normal signal according to the degrees one of the synchronization signals in the master state and one of the three input signals in the slave state that are normal, and generates as the particular signal of the local series a regenerated synchronization signal with its phase adjusted to the normal signal. A relay trunk device of the local series (95(0), 95 (1)) is supplied with the particular signals of the local and the different series with higher (1) and lower (2) degrees of priority and selects as a phase synchronized synchronization signal of the local series according to the higher and the lower degrees one of the particular signals that is normal.
REFERENCES:
patent: 3725593 (1973-04-01), Palombari
patent: 4006314 (1977-02-01), Condon et al.
patent: 4488290 (1984-12-01), Dunn et al.
patent: 5014271 (1991-05-01), Fujimoto et al.
patent: 5117424 (1992-05-01), Cohen et al.
patent: 5134609 (1992-07-01), Mori et al.
International Switching Symposium 1979, 7 May 1979, p. 221, H. Suckfull et al., "Architecture of a New Line of Digital Switches".
Internation Switching Symposium 1984, vol. 2, 7 May 1984, pp. 34B.3.1-34B.3.7, B S. Vianna et al. "Tropico R--Characteristics and Internal Structure".
Elektrotechnik und Informationstechnik, vol. 106, No. 11, Nov. 1989, pp. 485-495, Pollhuber, "Hardware-Struktur und Hardware-Funktion der System-Variante OES-S des osterreichischen Digitalen Telefonsystems".
Telecom Report Special, vol. 10, Mar. 1987, pp. 180-185, D. Niethammer, "Netztaktversorgung NTV-2 mit hochstabiler und redundanter Taktregenerierung fur digitale Fernmeldenetze".
Patent Abstracts of Japan, vol. 12, No. 304, 4 Apr. 1988, Kato Yuniko, "system clock distributing System".
International Switching Symposium 1981, 21 Sep. 1981, pp. 14.1.1-14.1.9, M. Ballard et al., "The E10.S-TSS.5 : A Multipurpose Digital Switching System".
Patent Abstracts of Japan, vol. 10, No. 170, 17 Jun. 1986 & JP-A-61-023 433.
IEEE Transactions on Communications, vol. 38, No. 6, Jun. 1990, pp. 830-837, N. Mehravari et al., "Frame Synchronization in a Photonic Network of Time Multiplexed Space Switches Via a Feedback Scheme".
Patent Abstracts of Japan, vol. 10, No. 384, 23 Dec. 1986.
NEC Research and Development, vol. 38, No. 37. pp. 15-22, H. Goto et al., "Station Clocks for DATRAN Digigal Data Network".
Proceedings of the 44th Annual Symposium on Frequency Control, 23 May 1990, pp. 117-126, S. M. Bass et al., "A Redundant Timing Source for Digital Telecommunication Network Syncrhonization".
NEC Research and Development, No. 3, Apr. 1979, pp. 87-100, H. Kaneko et al., "Digital Data Transmission System and Equipment".
Owada Junichi
Tanaka Hironao
Tsuji Toshiya
NEC Corporation
Olms Douglas W.
Vu Huy D.
LandOfFree
System for processing synchronization signals with phase synchro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for processing synchronization signals with phase synchro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for processing synchronization signals with phase synchro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1849547