System for performing virtual look-ahead memory operations

Details System for performing virtual look-ahead memory operations System for performing virtual look-ahead memory operations

1985-11-25

1987-09-15

Chan, Eddie P.

Boots, shoes, and leggings

G06F 1210

Patent

active

046943951

ABSTRACT:
A system is disclosed which reduces the cycle time required for performing virtual look-ahead memory operations in computer systems employing random access memory and paging. In a preferred embodiment of the invention, a processor (CPU) outputs a desired virtual address to an address translation unit (ATU) and to a memory output control unit (MOC) and also outputs processor signals to the ATU and to a memory state generator (MSG). The virtual address is comprised of a first real address and a second virtual address. During a first cycle this first real address is gated through a memory output control unit (MOC) to cause an addressable memory, which is arranged to store data in a page format, to commence memory addressing prior to the completion of translation by the ATU. During the first cycle the ATU translates the second virtual address into second and third real address portions. During a second cycle a decoder decodes the third real address portion to develop memory operation signals which determine which one of a plurality of virtual memory operations is to be performed. The MSG is responsive to these memory operation signals and to the processor signals for developing a set of state signals which determines the type of memory operation that is to be performed, as well as the number of cycles required to perform that operation. Under the control of the set of state signals from the MSG, a memory timing control circuit (MTC) controls the MOC to develop memory control signals and to gate the second real address from the ATU and the memory control signals to the addressable memory to access the data in a reduced cycle time for the desired virtual memory operation. The system has the capability of also performing a plurality of real memory operations.

REFERENCES:
patent: 3854126 (1974-12-01), Gray et al.
patent: 4084227 (1978-04-01), Bennett et al.
patent: 4340932 (1982-07-01), Bakuler et al.
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4513371 (1985-04-01), Celio

Affiliated with

Also associated with

Rating

System for performing virtual look-ahead memory operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for performing virtual look-ahead memory operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for performing virtual look-ahead memory operations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1389580