System for packing variable length instructions into fixed lengt

Details System for packing variable length instructions into fixed lengt System for packing variable length instructions into fixed lengt

1999-06-02

2000-03-07

Ellis, Richard L.

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

712204, G06F 930

Patent

active

060353872

ABSTRACT:
A processor architecture is disclosed including a fetcher, packet unit and branch target buffer. The branch target buffer is provided with a tag RAM that is organized in a set associative fashion. In response to receiving a search address, multiple sets in the tag RAM are simultaneously searched for a branch instruction that is predicted to be taken. The packet unit has a queue into which fetched cache blocks are stored containing instructions. Sequentially fetched cache blocks are stored in adjacent locations of the queue. The queue entries also have indicators that indicate whether or not a starting or final data word of an instruction sequence is contained in the queue entry and if so, an offset indicating the particular starting or final data word. In response, the packet unit concatenates data words of an instruction sequence into contiguous blocks. The fetcher generates a fetch address for fetching a cache block from the instruction cache containing instructions to be executed. The fetcher also generates a search address for output to the branch target buffer. In response to the branch target buffer detecting a taken branch that crosses multiple cache blocks, the fetch address is increased so that it points to the next cache block to be fetched but the search address is maintained the same.

REFERENCES:
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4502111 (1985-02-01), Riffe et al.
patent: 5093778 (1992-03-01), Favor et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5327536 (1994-07-01), Suzuki
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5353421 (1994-10-01), Emma et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5414822 (1995-05-01), Saito
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5574871 (1996-11-01), Hoyt
patent: 5586276 (1996-12-01), Crochowski et alo.
patent: 5673410 (1997-09-01), Kurisu
patent: 5845099 (1998-12-01), Krishnamurthy et al.
M. Johnson, Superscalar Microprocessor Design, pp. 9-24, 57-77, (1991).

Affiliated with

Also associated with

Rating

System for packing variable length instructions into fixed lengt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for packing variable length instructions into fixed lengt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for packing variable length instructions into fixed lengt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-373085