System for optimizing bus arbitration latency and method therefo

Details System for optimizing bus arbitration latency and method therefo System for optimizing bus arbitration latency and method therefo

1997-04-17

1999-02-16

An, Meng-Ai T.

395298, 395305, G06F 1300

Patent

active

058729372

ABSTRACT:
A system for optimizing arbitration latency of a bus. The system places a bus grant idle state insertion logic block in parallel with a bus grant decision logic block. This allows the bus grant idle state insertion logic block to immediately deassert all bus grant output signals for one clock cycle as long as the bus is idle and a device has requested use of the bus. The bus grant idle state insertion logic block then changes the output of a multiplexer so as to select the bus grant output signal (which becomes valid during this state)and drives the output bus grant signal off chip thereby granting the bus to a device which requested use of the bus. The bus granting process takes two (2) clock cycles.

REFERENCES:
patent: 5241632 (1993-08-01), O'Connell et al.

Affiliated with

Also associated with

Rating

System for optimizing bus arbitration latency and method therefo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for optimizing bus arbitration latency and method therefo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for optimizing bus arbitration latency and method therefo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2069944