System for minimizing residual charge carryover in an asynchrono

Details System for minimizing residual charge carryover in an asynchrono System for minimizing residual charge carryover in an asynchrono

1987-06-15

1988-09-13

Hix, L. T.

Facsimile and static presentation processing

Facsimile

Recording apparatus

358288, 358293, 250578, H04N 314

Patent

active

047713330

ABSTRACT:
Process and apparatus for minimizing residual charges in the shift registers of a CCD type scanning array in an asynchronously operated image input terminal in which the unknown arrival time of the next integration signal is predicted and, based on that prediction, the last periodic dumping pulse before the integration signal is delayed a required period of time to assure clearing of residual charges from the shift registers.

REFERENCES:
patent: 4541061 (1985-09-01), Schoon
patent: 4587415 (1986-05-01), Tsunekawa et al.
patent: 4591727 (1986-05-01), Gaebelein et al.
patent: 4628368 (1986-12-01), Kurata et al.

Affiliated with

Also associated with

Rating

System for minimizing residual charge carryover in an asynchrono does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for minimizing residual charge carryover in an asynchrono, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for minimizing residual charge carryover in an asynchrono will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-809481