Boots – shoes – and leggings
Patent
1992-06-12
1995-04-25
Black, Thomas G.
Boots, shoes, and leggings
395800, 364DIG1, 3642229, 3642821, G06F 1540
Patent
active
054106893
ABSTRACT:
According to this invention, an address converter for defining a start address of an external memory for each of sort controllers is arranged to each of sort cells or is commonly arranged to the sort cells. An optimal memory capacity for each of the sort controllers is assigned to the external memory. The plurality of sort controllers commonly use one memory bus, and use timings of the common memory bus are sequentially controlled between the plurality of sort controllers. The external memory can be commonly used as a buffer memory, and use efficiency of the memory can be increased. In addition, since the single memory bus is used, the number of input/output pins for the memory bus is decreased, and the plurality of sort controllers can be integrated on one chip without increasing the number of input/output pins.
REFERENCES:
patent: 4799152 (1989-01-01), Chuang et al.
patent: 4991134 (1991-02-01), Ivsin
patent: 5185888 (1993-02-01), Tanaka et al.
patent: 5210870 (1993-05-01), Baum et al.
patent: 5274835 (1993-12-01), Wakatani
Horowitz et al., Fundamentals of Data Structures in Pascal, pp. 382-385, Computer Science Press, 1987.
Hiruma Masahiro
Matsuda Susuma
Togo Kazuo
Amsbury Wayne
Black Thomas G.
Kabushiki Kaisha Toshiba
LandOfFree
System for merge sorting that assigns an optical memory capacity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for merge sorting that assigns an optical memory capacity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for merge sorting that assigns an optical memory capacity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1574451