Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Reexamination Certificate
2000-04-13
2004-01-13
Cuneo, Kamand (Department: 2829)
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
C324S765010
Reexamination Certificate
active
06677744
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates in general to integrated circuit (IC) testers and in particular to a system for measuring the resistance of signal paths through an interconnect structure for linking an IC tester to test points on an IC to be tested.
2. Description of Related Art
It has become increasing popular to test integrated circuits while they are still in the form of die on a wafer. To do so, an IC tester must contact hundreds or thousands of test points on a wafer through an interconnect structure capable of providing a large number of signal paths between a tester's input/output (I/O) ports and test points on a wafer. Since the I/O ports of an IC tester are distributed over a much wider horizontal area than the test points they access, an interconnect structure linking those I/O ports to the test points can be a relatively complicated structure including more than one interconnected signal routing layer and numerous probes, pins and/or contact points that must be precisely aligned and in good contact with one another to provide the necessary signal paths.
Before testing a wafer we would like to confirm that the interconnect structure can provide the necessary signal paths between the test head and the wafer. A connection failure may arise, for example, due to a contact misalignment, broken, missing or contaminated pins, probes or contact pads, open circuit or short circuit faults within interconnect structures or within test heads. In many applications we also would like to verify that the resistance of a signal path between each test head I/O port and a corresponding test point on a wafer is within acceptable limits. Interconnect structure assemblies are usually designed to provide signal paths having particular resistances, and variations from the intended resistance, due for example to corrosion or contamination on contact pads or the tips of probes, can distort test results.
The resistances of signal paths within an interconnect structure are typically tested during the manufacturing process using conventional resistance measurement equipment accessing ends of the signal paths via small probes. However signal paths within an interconnect structure can fail after it leaves the factory when the structure is in use in an integrated circuit tester, and it is difficult and inconvenient to periodically remove an interconnect structure from a tester and manually test the continuity and resistance of its signal paths. Open and short circuit signal path failures can often be detected, or at least suspected, when an interconnect structure is in use because such path failures normally lead to characteristic patterns of IC test failures. However when a signal path has a resistance that is marginally outside an acceptable range, IC test failures may not exhibit a clear pattern. Some die will pass and some die will fail a test. Thus die can be improperly rejected as failing a test when the source of the failure was in fact the interconnect structure, and it may not be readily apparent that the failures are the fault of the interconnect structure, not the rejected die.
Thus what is needed is a convenient method for quickly measuring the resistance of signal routing paths through an interconnect structure without having to remove it from its working environment.
SUMMARY OF THE INVENTION
The present invention permits an integrated circuit (IC) tester to measure resistances of signal paths within an interconnect structure linking input/output (I/O) ports of the IC tester to test points of an IC.
In accordance with one aspect of the invention, drivers within the tester, which normally transmit digital test signals to IC test points via the I/O ports when the IC is under test, are modified so that they may also either transmit a constant current through the I/O ports or link the I/O ports to ground or other reference potential.
In accordance with another aspect of the invention, the impedance of signal paths in the interconnect structure is measured by first using the interconnect structure to link the tester's I/O ports to a similar arrangement of test points tied to one another through conductors.
In accordance with a further aspect of the invention, the tester then transmits currents of known constant magnitude though the signal paths interconnecting the tester's I/O ports while comparators within the tester, normally used to monitor the state of an IC's digital output signals, are employed to measure voltage drops between the I/O ports, thereby providing data from which resistance of signal paths within the interconnect structure may be computed.
The invention enables a IC tester to measure the impedance of signal paths through the interconnect structure, with relatively minor modifications to the tester's driver circuits.
It is accordingly an object of the invention to provide means for measuring the impedance of signal paths linking ports of an IC tester and test points on an IC.
REFERENCES:
patent: 5101153 (1992-03-01), Morong, III
patent: 5221905 (1993-06-01), Bhangu et al.
patent: 5414351 (1995-05-01), Hsu et al.
patent: 5532600 (1996-07-01), Hoshino
patent: 5617035 (1997-04-01), Swapp
patent: 5736850 (1998-04-01), Legal
patent: 5760599 (1998-06-01), Ehiro
patent: 6022750 (2000-02-01), Akram et al.
patent: 6055661 (2000-04-01), Luk
patent: 6087843 (2000-07-01), Pun et al.
patent: 6218848 (2001-04-01), Hembree et al.
patent: 6300757 (2001-10-01), Janssen
patent: 6456103 (2002-09-01), Eldridge et al.
patent: 19756466 (1998-07-01), None
patent: 163894 (1991-07-01), None
Yasuhiko, O., “Semiconductor Integrated Circuit”,Patent Abstracts of Japan, vol. 16, No. 397, Publication No. 04129417, Apr. 30, 1992.
Cuneo Kamand
FormFactor Inc.
Nguyen Tung X.
Smith-Hill & Bedell
LandOfFree
System for measuring signal path resistance for an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for measuring signal path resistance for an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for measuring signal path resistance for an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3210313