System for managing reserved bits in a variable-length...

Details System for managing reserved bits in a variable-length... System for managing reserved bits in a variable-length...

2011-03-01

2011-03-01

Ferris, Derrick W (Department: 2463)

Multiplex communications

Communication techniques for information carried in plural...

Adaptive

Reexamination Certificate

active

07899079

ABSTRACT:
A system of structures and operations is provided for managing reserved bits in a variable-length message, and for optimizing decoding performance of such a message using such reserved bits.

REFERENCES:
patent: 5201056 (1993-04-01), Daniel et al.
patent: 7016366 (2006-03-01), Kawarai et al.
patent: 2005/0135354 (2005-06-01), Yoakum et al.
Viterbi, A.J., “Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm,” IEEE Transactions on Information Theory, vol. 13, Issue 2, Apr. 1967, pp. 260-269.
Huawei, “SSCH Padding Bit Position,” 3rd Generation Partnership Project 2, Aug. 25, 2006, pp. 1-9.

Affiliated with

Also associated with

Rating

System for managing reserved bits in a variable-length... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for managing reserved bits in a variable-length..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for managing reserved bits in a variable-length... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2621562