Boots – shoes – and leggings
Patent
1994-03-16
1997-05-13
Lee, Thomas C.
Boots, shoes, and leggings
395750, 395800, 395556, 364240, 3642703, G06F 104
Patent
active
056301073
ABSTRACT:
A micro processor including a bus fraction register with an encoding which when decoded indicates either a bus fraction encoding or a stop clock function, data processing logic that includes a number of units including a bus unit, arranged as an instruction pipeline. The units are clocked by an internal clock running at a first frequency and operating with an I/O bus clocked by an I/O clock running at a second frequency which is a fraction of the first frequency. A stop clock signal is generated upon the condition that the bus fraction register contains the stop clock encoding. A bus unit busy (BBSY) signal line is polled to ensure that all pending bus cycles in the pipeline are completed, the polling being initiated in response to the stop clock signal. A special cycle encoded to indicate the stop clock function is run to inform the units of the microprocessor that the internal and I/O clocks are going to stop toggling. The internal and I/O clocks are signaled to stop in response to a NOP micro instruction placed in the pipe line, that indicates that the pipeline is clear of pending instructions. A number of NOPs are executed, the number being determined by the amount of time required by the I/O clock to stop.
REFERENCES:
patent: 3582810 (1971-06-01), Gillette
patent: 3696338 (1972-10-01), Preiss
patent: 4143418 (1979-03-01), Hodge et al.
patent: 4438490 (1984-03-01), Wilder, Jr.
patent: 5018170 (1991-05-01), Wilson
patent: 5025387 (1991-06-01), Frane
patent: 5117443 (1992-05-01), Shires
patent: 5125088 (1992-06-01), Culley
patent: 5133065 (1992-07-01), Hotta et al.
patent: 5319771 (1994-06-01), Takeda
patent: 5319772 (1994-06-01), Hwang
patent: 5349544 (1994-09-01), Wright et al.
patent: 5381542 (1995-01-01), Curlson
patent: 5381543 (1995-01-01), Blomgren et al.
patent: 5426755 (1995-06-01), Yokouchi et al.
patent: 5537581 (1996-07-01), Conary et al.
Carmean Douglas
Debnath Kathakali
Fernando Roshan
Krick Robert
Wong Keng
Chen Anderson I.
Intel Corporation
Lee Thomas C.
LandOfFree
System for loading PLL from bus fraction register when bus fract does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for loading PLL from bus fraction register when bus fract, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for loading PLL from bus fraction register when bus fract will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393701