System for interfacing host computer to multiple peripheral devi

Details System for interfacing host computer to multiple peripheral devi System for interfacing host computer to multiple peripheral devi

1997-06-18

1999-08-03

Lee, Thomas C.

395884, G06F 1340

Patent

active

059336560

ABSTRACT:
A federated system comprising a plurality of input/output circuit card assemblies and a Firewire or other daisy-chainable bus that provides low latency communication between a host computer and peripheral devices. A single circuit card assembly is used to interface to each peripheral device, and communication between the host computer and peripheral device may be made using a plurality of different communication protocols. The input/output circuit card assembly is daisy-chainable and incorporates circuitry that implements a bus constructed to Firewire (IEEE-1394) and other electrical specifications.

REFERENCES:
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 5168547 (1992-12-01), Miller et al.
patent: 5264958 (1993-11-01), Johnson
patent: 5550861 (1996-08-01), Chan et al.
patent: 5555374 (1996-09-01), Armerding et al.
patent: 5564055 (1996-10-01), Asnaashari et al.
patent: 5594879 (1997-01-01), Belmont
patent: 5611055 (1997-03-01), Krishan et al.
patent: 5666557 (1997-09-01), Cassidy et al.

Affiliated with

Also associated with

Rating

System for interfacing host computer to multiple peripheral devi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for interfacing host computer to multiple peripheral devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for interfacing host computer to multiple peripheral devi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-858889