System for interfacing first and second components having differ

Details System for interfacing first and second components having differ System for interfacing first and second components having differ

1995-07-17

1998-04-28

Meky, Moustafa M.

395309, G06F 1540

Patent

active

057457913

ABSTRACT:
An apparatus for interfacing a memory with a bus in a computer system is described. The memory has a data path width which is different than the data path width of the bus. The apparatus comprises a first and a second buffer, a first and a second address generation circuit, and a control circuit. The first buffer is for storing a first portion and a second portion of a first data read from the memory during a read operation which are to be sent to the bus in parallel. The first address generation circuit is for receiving a first address from the bus during the read operation and generating a first memory address to address the memory for the first portion of the first data and a second memory address to address the memory for the second portion of the first data. The second buffer circuit is for storing a second data received from the bus during a write operation. The second address generation circuit is for receiving a second address from the bus for writing the second data into the memory during the write operation, and for generating a third memory address to write a third portion of the second data to the memory and a fourth memory address to write a fourth portion of the second data to the memory. During the read operation, the control circuit causes (1) the first address generation circuit to generate the first memory address and the first buffer to receive the first portion of the first data, and then (2) the first address generation circuit to generate the second memory address and the first buffer to receive the second portion of the first data. During the write operation, the control circuit causes (3) the second address generation circuit to generate the third memory address and the second buffer to send the third portion of the second data, and then (4) the second address generation circuit to generate the fourth memory address and the second buffer to send the fourth portion of the second data.

REFERENCES:
patent: 4612541 (1986-09-01), Ohnishi
patent: 4751671 (1988-06-01), Babetski et al.
patent: 4792926 (1988-12-01), Roberts
patent: 4866609 (1989-09-01), Calta et al.
patent: 5027326 (1991-06-01), Jones
patent: 5034879 (1991-07-01), Woodward et al.
patent: 5040149 (1991-08-01), Ebihara et al.
patent: 5220651 (1993-06-01), Larson
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5255374 (1993-10-01), Alderegnia et al.
patent: 5280589 (1994-01-01), Nakamura
patent: 5287531 (1994-02-01), Rogers, Jr. et al.
patent: 5303353 (1994-04-01), Matsuura et al.
patent: 5345559 (1994-09-01), Okazaki et al.
patent: 5410654 (1995-04-01), Foster et al.
patent: 5446845 (1995-08-01), Arroyo et al.
patent: 5469558 (1995-11-01), Lieberman et al.

Affiliated with

Also associated with

Rating

System for interfacing first and second components having differ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for interfacing first and second components having differ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for interfacing first and second components having differ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1543355