Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-01-14
1994-09-13
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307475, 307451, 307270, H03K 1716, H03K 190175
Patent
active
053471776
ABSTRACT:
This invention provides a means to interconnect high performance CMOS VLSI circuits. LTL (a coined descriptor for describing a novel CMOS interface standard) offers improved performance by providing active threshold control of an input buffer to speed signal capture, and by controlling performance limiting characteristics of signal reflection, ground bounce, receiver overdriving and ringing. These performance limiting characteristics are controlled by providing: level-sensitive impedance control of an output driver, distributed active line termination using impedances of input buffers on a transmission line, and balanced loading using closed-loop transmission lines.
REFERENCES:
patent: 4414480 (1983-11-01), Zasio
patent: 4450370 (1984-05-01), Davis
patent: 4703198 (1987-10-01), Porter
patent: 4719369 (1988-01-01), Asano
patent: 4774422 (1988-09-01), Donaldson
patent: 4859977 (1989-08-01), Cooperman et al.
patent: 4943739 (1990-07-01), Slaughter
patent: 5003205 (1991-03-01), Kohda
patent: 5023488 (1991-06-01), Gunning
patent: 5134311 (1992-07-01), Biber
patent: 5153450 (1992-10-01), Reutz
Sanders Andrew
Westin Edward P.
LandOfFree
System for interconnecting VLSI circuits with transmission line does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for interconnecting VLSI circuits with transmission line , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for interconnecting VLSI circuits with transmission line will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1122578