Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2006-06-19
2009-02-17
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185220, C365S185230, C365S185290, C365S185170
Reexamination Certificate
active
07492633
ABSTRACT:
Non-volatile storage elements are programmed using counter-transitioning waveform portions on neighboring word lines which reduce capacitive coupling to a selected word line. In one approach, the waveform portions extend between pass or isolation voltages of a boosting mode, which are applied during a programming pulse on the selected word line, and read voltages, which are applied when verify pulses are applied to the selected word line to verify whether the storage elements have been programmed to a desired programming state. The waveform portions reduce the net voltage change which is coupled to the selected word line. The selected word line can reach a reduced, steady state level sooner so that the verify pulses can be applied sooner, thus reducing the overall programming time. In another aspect, a pass voltage transitions directly to a read voltage on an unselected word line, thereby reducing programming time.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra
patent: 5187683 (1993-02-01), Gill
patent: 5386422 (1995-01-01), Endoh
patent: 5522580 (1996-06-01), Varner, Jr.
patent: 5570315 (1996-10-01), Tanaka
patent: 5621684 (1997-04-01), Jung
patent: 5677873 (1997-10-01), Choi
patent: 5715194 (1998-02-01), Hu
patent: 5774397 (1998-06-01), Endoh
patent: 5818757 (1998-10-01), So et al.
patent: 5887145 (1999-03-01), Harari
patent: 5973962 (1999-10-01), Kwon
patent: 5991202 (1999-11-01), Derhacobian
patent: 6011287 (2000-01-01), Itoh
patent: 6046935 (2000-04-01), Takeuchi
patent: 6049494 (2000-04-01), Sakui
patent: 6061270 (2000-05-01), Choi
patent: 6107658 (2000-08-01), Itoh
patent: 6128224 (2000-10-01), Morton
patent: 6181599 (2001-01-01), Gongwer
patent: 6222762 (2001-04-01), Guterman
patent: 6456528 (2002-09-01), Chen
patent: 6522580 (2003-02-01), Chen
patent: 6525964 (2003-02-01), Tanaka
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6646300 (2003-11-01), Ishii
patent: 6859397 (2005-02-01), Lutze
patent: 6963507 (2005-11-01), Tanaka
patent: 7046568 (2006-05-01), Cernea
patent: 7196928 (2007-03-01), Chen
patent: 7349261 (2008-03-01), Mokhlesi
patent: 7411827 (2008-08-01), Guterman
patent: 2002/0110019 (2002-08-01), Satoh
patent: 2002/0126532 (2002-09-01), Matsunaga
patent: 2003/0147278 (2003-08-01), Tanaka
patent: 2004/0057287 (2004-03-01), Cernea
patent: 2004/0109357 (2004-06-01), Cernea
patent: 2004/0255090 (2004-12-01), Guterman
patent: 2005/0024939 (2005-02-01), Chen
patent: 2005/0174852 (2005-08-01), Hemink
patent: 2005/0213385 (2005-09-01), Hosono
patent: 2005/0226055 (2005-10-01), Guterman
patent: 2006/0126390 (2006-06-01), Gorobets
patent: 2006/0140007 (2006-06-01), Cernea
patent: 2006/0158947 (2006-07-01), Chan
patent: 0566306 (1993-10-01), None
patent: 0626645 (1994-11-01), None
patent: 0991075 (2000-04-01), None
patent: 1274096 (2003-01-01), None
U.S. Appl. No. 11/425,024, filed Jun. 19, 2006, titled Method for Increasing Programming Speed for Non-Volatile Memory by Applying Counter-Transitioning Waveforms to Word Lines, by Mokhlesi.
S. Aritome et al., “Reliability Issues of Flash Memory Cells,” Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.
Jung, et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications,” ISSCC96, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32-33, slide supplement pp. 20-21, 346-347 (1996).
Jung, et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
A. Modelli et al., “Basic feasibility constraints for multilevel CHE-programmed flashmemories,” IEE Trans. on Electron Devices, vol. 48, No. 9, Sep. 2001, pp. 2032-2042.
T. Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application,” IEEE Journal of Solid-State Circuits, vol. 26, No. 4 Apr. 1991, pp. 497-501.
K.D. Suh, et al., “A 3.3V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme,” Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1155.
Office Action and restriction requirement mailed on Aug. 29, 2007 in related U.S. Appl. No. 11/425,024, filed Jun. 19, 2006.
Le Thong Q
SanDisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
System for increasing programming speed for non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for increasing programming speed for non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for increasing programming speed for non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4067471