Coded data generation or conversion – Digital code to digital code converters – Adaptive coding
Reexamination Certificate
2006-07-20
2008-07-15
Mai, Lam T (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
Adaptive coding
C341S050000
Reexamination Certificate
active
07400273
ABSTRACT:
An integrated circuit (IC) for optimizing data presentation to an external memory interface bus is provided. The IC is in communication with the external memory via the external memory interface bus. The IC includes an encoder that may encode the data that are being sent to an external memory. The encoder encodes the data based on the logic value of the majority of bits in the data. The encoder is capable of setting a status bit to indicate that the data are encoded. Further connected in series with the encoder is a parity generator that sets the parity bit logic value based on whether the number of logic 1s in the data, along with the status bit, is even or odd. The IC also includes a parity checker to detect whether any error occurred in the data during transmission. The decoder within the IC decodes the data to the original data.
REFERENCES:
patent: 5206947 (1993-04-01), Edem et al.
patent: 5319651 (1994-06-01), Edem et al.
patent: 5349684 (1994-09-01), Edem et al.
patent: 5855016 (1998-12-01), Edem et al.
patent: 7102544 (2006-09-01), Liu
Altera Corporation
Martine & Penilla & Gencarella LLP
LandOfFree
System for improving memory interface data integrity in PLDS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for improving memory interface data integrity in PLDS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for improving memory interface data integrity in PLDS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3965458