System for improved memory cell access

Details System for improved memory cell access System for improved memory cell access

1997-04-18

1999-09-28

Nelms, David

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36518909, G11C 800

Patent

active

059599332

ABSTRACT:
A voltage booting circuit for booting the switching signal applied to a column access passgate is employed to reduce the voltage drop across the passgate. Reduction of the voltage dropped across the passgate results in faster read and write times and improved noise margin. In one application the booted voltage is used only during a write operation, but not during a read. In another application, the booted voltage is used during both operations.

REFERENCES:
patent: 4751679 (1988-06-01), Dehganpour
patent: 5128563 (1992-07-01), Hush et al.
patent: 5245569 (1993-09-01), Gonzalez et al.
patent: 5268600 (1993-12-01), Yeu
patent: 5285408 (1994-02-01), Starkweather et al.
patent: 5329186 (1994-07-01), Hush et al.
patent: 5341329 (1994-08-01), Takebuchi
patent: 5349247 (1994-09-01), Hush et al.
patent: 5369320 (1994-11-01), Satani et al.
patent: 5420822 (1995-05-01), kato
patent: 5455801 (1995-10-01), Blodgett et al.
patent: 5515327 (1996-05-01), Matsukawa

Affiliated with

Also associated with

Rating

System for improved memory cell access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for improved memory cell access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for improved memory cell access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-711497