Boots – shoes – and leggings
Patent
1995-02-06
1998-03-03
Heckler, Thomas M.
Boots, shoes, and leggings
395425, 364DIG1, 3642286, 3642423, 3642443, 3642463, 3642716, G06F 1300, G06F 1516
Patent
active
057245835
ABSTRACT:
A multi-media user task (host) computer is interfaced to a high speed DSP which provides support functions to the host computer via an interprocessor DMA bus master and controller. Support of multiple dynamic hard real-time signal processing task requirements are met by posting signal processor support task requests from the host processor through the interprocessor DMA controller to the signal processor and its operating system. The signal processor builds data transfer packet request execution lists in a partitioned queue in its own memory and executes internal signal processor tasks invoked by users at the host system by extracting signal sample data from incoming data packets presented by the interprocessor DMA controller in response to its execution of the DMA packet transfer request queues built by the signal processor in the partitioned queue. Processed signal values etc. are extracted from signal processor memory by the DMA interprocessor controller executing the partitioned packet request lists and delivered to the host processor. A very large number of packet transfers in support of numerous user tasks and implementing a very large number of DMA channels is thus made possible while avoiding the need for arbitration between the channels on the part of the signal processor or the host processor.
REFERENCES:
patent: 4485438 (1984-11-01), Myrmo et al.
patent: 4930069 (1990-05-01), Batra et al.
patent: 4935868 (1990-06-01), DuLac
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5195092 (1993-03-01), Wilson et al.
patent: 5247626 (1993-09-01), Firoozmand
"The Cyclic Executive Model and Ada" by T. P. Baker and A. Shaw, Real Time Systems, vol. 1, No. 1, Jun. 1989, Dordrecht, NE, pp. 7-25.
"Time-sequenced DMA for Multimedia Computers" by S. C. Wray, Computer Architecture News, vol. 19, No. 4, Jun. 1991, NY, NY pp. 132-137.
Patent Abstracts of Japan, vol. 011, No. 032, Jan. 30, 1987, publication #JP61201338 dated Sep. 06, 1986, "Processor for Data Flow".
Carmon Donald Edward
Crouse William George
Ware Malcolm Scott
Duffield Edward H.
Heckler Thomas M.
International Business Machines - Corporation
Phillips Steven B.
LandOfFree
System for handling requests for DMA data transfers between a ho does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for handling requests for DMA data transfers between a ho, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for handling requests for DMA data transfers between a ho will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2258746