Excavating
Patent
1995-03-14
1995-11-07
Teska, Kevin J.
Excavating
395500, 371 27, 3642643, 3642655, 3642664, 364282, 364DIG1, G06F 1125, G06F 11263
Patent
active
054653835
ABSTRACT:
A system for forming test patterns of an LSI as a test pattern formation target includes an extraction condition setting means and a state value data acquiring means. The extraction condition setting means sets a state value extraction condition for the LSI. The state value data acquires data of the state values of the input/output pins of the LSI during the logic simulation of a logic circuit including the LSI while the condition set by the extraction condition setting means is satisfied. The test patterns of the LSI are formed on the basis of the data acquired by the state value data acquiring means.
REFERENCES:
patent: 4097797 (1978-06-01), Finet
patent: 4313200 (1982-01-01), Nishiura
patent: 4590581 (1986-05-01), Widdoes, Jr.
patent: 4656632 (1987-04-01), Jackson
patent: 4759021 (1988-07-01), Kawaguchi et al.
patent: 4807229 (1989-02-01), Tada
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 4905183 (1990-02-01), Kawaguchi et al.
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5084876 (1992-01-01), Welham et al.
patent: 5095483 (1992-03-01), Dubler et al.
patent: 5126966 (1992-06-01), Hafeman et al.
"An Introduction To Cad For VLSI" by Stephen M. Trimberger Kluwer Academic Publishers, 1987, pp. 242-248.
Konishi Noriyo
Shimono Takeshi
Mohamed Ayni
NEC Corporation
Teska Kevin J.
LandOfFree
System for forming test patterns for large scale integrated circ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for forming test patterns for large scale integrated circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for forming test patterns for large scale integrated circ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-203197